DATA SHEET

Si5360 18-Output, Any-Frequency, Any-Output Clock Generator with Ultra-Low Jitter

Applications

- 56G/112G/224G PAM4 serializer/deserializer (SerDes) clocking
- OTN muxponders and transponders
- 100/200/400/600/800G networking line cards
- Synchronous Ethernet
- Data center switches
- 100G/200G/400G optical transceivers
- Medical imaging
- Test and measurement

Features

- Utilizes fifth-generation DSPLL® and MultiSynth™ technologies
	- One DSPLL, two MultiSynth
- ANY input to ANY combination of output frequencies up to 1.3 GHz
- Ultra-low phase jitter
	- 55 fs RMS typ (integer mode)
	- 100 fs RMS typ (fractional mode)
	- Up to six differential/single-ended Inputs
- Input frequency range
	- External crystal: 48 MHz to 61.44 MHz
	- Differential: 30.72 MHz to 750 MHz
	- LVCMOS: 30.72 MHz to 250 MHz
- 18 Outputs
- Output frequency range
	- Differential: 8 kHz to 1.3 GHz
	- LVCMOS: 8 kHz to 250 MHz
- Fixed or user-adjustable output formats
- Programmable delay at each output
- Simplified API interface
- Pin compatible with Si5361/2/3 jitter attenuators and Si5401/02/03 IEEE 1588 PTP network synchronizers
- 72 QFN 10x10 mm
- ClockBuilder® Pro Configuration Software

Description

The Si5360 Clock Generator combines fifth-generation DSPLL and MultiSynth technologies with an ultra-low jitter VCO to deliver ultra-low jitter (<55 fs) for highperformance applications like 112G and 224G SerDes and coherent optics.They are used in applications that demand the highest level of integration and jitter performance. All PLL components are integrated on-chip, eliminating the risk of noise coupling associated with discrete solutions.

The Si5360 supports free-run and synchronous operation by locking to an external crystal or oscillator or any one of the six input clocks. The Si5360 is quickly and easily configured using Skyworks ClockBuilder® Pro (CBPro) software. ClockBuilder Pro assigns a custom part number for each unique configuration. Devices ordered with custom part numbers are factory-programmed, making it easy to get a custom clock configuration uniquely tailored for each application. Custom part numbers which are factory-programmed will power up with a known frequency configuration.

Using the Si5360 serial interface, the device may be user-configured at power up or internally-configured non-volatile memory (NVM) with new configuration using the ClockBuilder Pro Field Programmer.

Skyworks Green™ products are compliant with all applicable legislation and are halogen-free. For additional information, refer to Skyworks Definition of Green™, document number SQ04-0074.

Figure 1. Si5360 Simplified Block Diagram

1. Feature List

- Generates any output frequency in any format from any input frequency
- Ultra-low jitter performance
	- <55 fs RMS typ. in integer mode
	- 100 fs RMS typ. in fractional mode
- Up to 6 differential/single-ended inputs
	- External crystal: 48 MHz to 61.44 MHz
	- Differential:
		- INx: 30.72 MHz to 750 MHz
		- External XO: 30.72 MHz to 983.04 MHz
	- CMOS:
		- INx: 30.72 MHz to 250 MHz
		- External XO: 30.72 MHz to 250 MHz
	- 18 programmable clock outputs
	- Integer divider
		- Differential: 8 kHz to 1.3 GHz
		- CMOS: 8 kHz to 250 MHz
	- Fractional divider
		- Differential: 8 kHz to 650 MHz
	- CMOS:8 kHz to 250 MHz
- Highly configurable outputs:
	- Fixed formats LVDS, S-LVDS, LVPECL, LVCMOS, CML, and HCSL
- User-programmable signal amplitude
- Glitchless on-the-fly output frequency changes
- DCO Mode: as low as 0.001 ppb steps
- Status monitoring (LOS and LOL)
- Core voltage: 3.3 V, 1.8 V
- Output supply pins: 3.3 V, 2.5 V, 1.8 V
- Serial Interface: 1^2C or SPI (3- or 4-wire)
- ClockBuilder Pro software tool simplifies device configuration
- Package: 72-Lead QFN, 10 x 10 mm
- Extended temperature range
	- –40 to +95 °C ambient
	- $-$ -40 to +105 $^{\circ}$ C board
- Pb-free, RoHS compliant

Note: Specifications on this page are for reference only. Refer to Electrical Specifications for device performance.

Pinout Diagram

Figure 2. Si5360 Pinout (Top View)

Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206668A • Skyworks Proprietary Information • Products and Product Information are Subject to Change without Notice

Table 1. Si5360 Pin Descriptions

Table 1. Si5360 Pin Descriptions (Continued)

1. $I = Input, O = Output, P = Power, N/C = No Connect.$

2. Functional Description

The Si5360 fifth generation DSPLL provides any-frequency multiplication of the reference or selected input frequency. Input switching is controlled manually via API command. The output frequency stability and accuracy is determined by the crystal and oscillator circuit (OSC) or the selected input reference. The integer dividers (Q) and MultiSynth dividers generate integer or fractionally related output frequencies for the output stage.

A cross point switch connects any of the integer dividers (Q) and MultiSynth generated frequencies to any of the outputs. Additional integer (R) determines the final output frequency for the MultiSynth generated outputs. Integer divider (R) is not used for integer (Q) . For best jitter performance, the integer Q divider is preferred.

Figure 3. Si5360 Typical 56G/112G SerDes Application (Up to Three Domains)

2.1. Frequency Configuration

The frequency configuration of the DSPLL is programmable through the serial interface and can also be stored in non-volatile memory. The combination of input dividers (P), fractional frequency multiplication (M), integer output division (Q), fractional output division (N), and integer output division (R) allows the generation of virtually any output frequency on any of the outputs. All divider values for a specific frequency plan are easily determined using the CBPro utility.

2.2. Inputs

2.2.1. XA/XB Crystal Inputs

An internal crystal oscillator exists between pin XA and XB. When this oscillator is enabled, an external crystal connected across these pins will oscillate and provide a clock input to the PLL. A crystal frequency of 48 MHz can be used although crystals in the frequency range of 48 MHz to 54 MHz are recommended for best jitter performance. The device includes internal XTAL loading capacitors which eliminate the need for external capacitors and also has the benefit of reduced noise coupling from external sources.

The [AN1357: Si5360/61/62/63 Schematic Design and Board Layout Guide p](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/AN1357-Si536x_Schematic_Design_and_Board_Layout_Guidelines.pdf)rovides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. Refer to Si55xx, Si540x, and Si536x [Recommended XTAL, XO, VCXO, TCXO, and OCXO Reference Manual f](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/reference-manuals/si55xx-si540x-si536x-recommended-xtals-rm.pdf)or crystal specifications and recommended crystals.

To achieve optimal jitter performance and minimize BOM cost, a crystal is recommended on the XA/XB crystal input. A clock (e.g., XO) may be used through the XO_IN input, but it may result in higher output jitter unless the phase noise of the XO is extremely low. When using an external XO, it is important to select one that meets the jitter performance requirements of the end application. Selection between the external XTAL or input clock is controlled by API command.

2.2.2. XO_IN Inputs

An alternative to using an external XTAL is to connect a crystal oscillator (XO) directly to the XO_IN input. The XO_IN inputs accommodate both single-ended CMOS as well as differential XOs. Note that XO phase noise below the PLL loop bandwidth of approximately 1 MHz will pass through to the output. In addition to selecting XOs with appropriate noise in this frequency band, be sure to filter the VDD supplying power to the XO since many XOs have poor supply rejection.

2.2.3. Input Clocks (IN0, IN1, IN2, IN3)

In addition to the XO. IN input, there are four additional differential inputs which can also be configured as singleended CMOS inputs. Both IN0 and IN1 can support a single CMOS input, while IN2 and IN3 can be configured as dual CMOS inputs. This allows support for up to six CMOS inputs, or any combination of differential and CMOS inputs.

Figure 4. Input Structure

2.2.4. Input Terminations

Refer to ["AN1357: Si5360/61/62/63 Schematic Design and Board Layout Guidelines](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/AN1357-Si536x_Schematic_Design_and_Board_Layout_Guidelines.pdf
)" for guidance on input terminations.

2.2.5. Input Selection

Input selection to the PLL can be controlled manually through API command only.

2.2.6. Unused Inputs

Unused inputs should be configured as "Unused (Powered Down)," and the pins may be left unconnected or accoupled to ground. Refer to "AN1357: Si5360/61/62/63 Schematic Design and Board Layout Guidelines" for recommendations on how to minimize system noise on any CMOS input or any differential input configured as "Enabled" but not actively being driven by a clock.

2.3. Outputs

The Si5360 supports 18 differential output drivers with configurable voltage swing and common mode voltage covering a wide variety of differential signal formats. In addition to preset differential levels such as LVPECL, LVDS, S-LVDS, CML and HCSL, the Si5360 can also be programmed to a custom differential threshold that allows the signal to be sent directly to other chipsets without complicated termination circuits, simplifying the complexity of the board layout.

The outputs can also be configured as single-ended LVCMOS (3.3 V, 2.5 V, or 1.8 V) providing up to 36 single-ended outputs, or any combination of differential and single-ended outputs. Two of the output drivers (OUT16 and OUT17) have slew rate control when in LVCMOS mode. This allows limiting the rise time of the output signal to reduce the possibility of crosstalk to adjacent output drivers. The outputs have power supply pins (VDDOx) for output driver groups of 4-2-2-2-2-4-2, which can be powered at 3.3, 2.5, or 1.8 V. The LVCMOS output voltage is set by the VDDOx pin. Refer to [Table 1, "Si5360 Pin Descriptions," on page 5.](#page-4-0)

2.3.1. Output Crosspoint

A crosspoint allows any of the output drivers to connect with the PLL, reference input, or any NA/NB MultiSynth output. A digital output delay adjustment is possible on each of the Q divider outputs to provide output-to-output alignment for the same output source. The crosspoint configuration and delay adjustments are programmable and are stored in NVM so that the desired output configuration is ready at powerup.

Figure 5. Output Structure

2.3.2. Differential and LVCMOS Output Terminations

Refer to "[AN1357: Si5360/61/62/63 Schematic Design and Board Layout Guidelines](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/AN1357-Si536x_Schematic_Design_and_Board_Layout_Guidelines.pdf
)" for guidance on output terminations.

2.3.3. Slew Rate Limited (SRL) LVCMOS Outputs

The swing of LVCMOS and SRL LVCMOS outputs is rail-to-rail; so, the swing is determined by the voltage of the corresponding VDDO pin of the LVCMOS or SRL LVCMOS output. Each output driver configured as LVCMOS or SRL LVCMOS has two outputs, OUTx/OUTxb. The polarity of each of the two outputs may be independently configured as a non-inverted or inverted output as well as enabled or disabled. If the phase between LVCMOS outputs is not critical, it is suggested to configure the pair with one non-inverted and one inverted to reduce noise coupling and noise generated on the supply.

OUT16/16b and OUT17/17b may be configured as SRL LVCMOS outputs, which have a lower slew rate and significantly less crosstalk than conventional LVCMOS outputs.

2.3.4. Output Enable Disable

Each output driver may be enabled/disabled through programmable GPIO pins. There are two output enable groups, OE0 and OE1, which are logically ORed together to determine which outputs are enabled at any point in time. CBPro allows the control and selection of the GPIO pin mapping to the outputs.

Outputs may also be enabled/disabled using the device API. If an output is assigned as GPIO controlled, it cannot be controlled via the API. The API controlled output enable allows for more flexibility than the GPIO control as any of the outputs can be individually enabled/disabled via an API command.

2.3.5. State of Disabled Output

The disabled state of an output driver may be configured as stop high, stop low, or Hi-Z. CMOS outputs <2 MHz can also be configured as Hi-Z with weak internal pullup/down.

Differential outputs, when disabled, will maintain the output common-mode voltage even while the output is not toggling. This minimizes disturbances when disabling and enabling clock outputs.

2.3.6. Output Dividers

The device utilizes both integer Q dividers and fractional NA, NB MultiSynth output dividers. The ClockBuilder Pro software chooses the optimal divide values based on the user-defined frequency plan.

A summary of each class of divider is listed below:

- 1. Output Q Divider: Q17-Q0 a. Integer Only Divide Value
- 2. Output N Divider: NA, NB a. MultiSynth Divider, Integer or Fractional Divide Value
- 3. Output Divider: R17-R0 a. Integer Only Divide Value

2.3.7. Output Skew Control

Output skew control allows outputs that are derived from the Q dividers to be phase adjusted in steps of 1/fvco or 1/(4*fvco) when the fine adjust is enabled. The exact skew adjustment and step sizes are reported on the Output Skew Control Tab of the CBPro Wizard.

2.3.8. Dynamic Phase Adjust

Output skew can also be controlled dynamically by API command during operation using OUTPUT_PHINC and OUTPUT_PHDEC. The parameter settings for API control can be found on the ClockBuilder Pro tab of Dynamic Phase Adjust (DPA) Outputs.

2.4. DSPLL®

The DSPLL controls the central VCO which provides many of the essential functions for the device such as generating ultra-low phase noise clocks and maintaining frequency accuracy. It operates by referencing one of many external frequency sources. In crystal mode, a simple low-cost fixed frequency crystal (XTAL) may provide the low

phase noise reference or the DSPLL may lock to a clock input. The option of using a crystal oscillator (XO) is also available.

2.5. MultiSynthA (NA), MultiSynthB (NB)

In general, both MultiSynthA and MultiSynthB have identical performance and flexibility and can be independently configured and controlled through the serial interface. Each of the MultiSynths support an optional DCO mode.

2.5.1. DCO Mode

The DCO in the DSPLL can be frequency controlled in predefined steps ranging from <1 ppt to several ppm. The DCO can be controlled when the DSPLL is locked to an external input. The frequency adjustments are controlled through the serial interface by triggering a Device API command, or by pin control using frequency increments (FINC) or decrements (FDEC). Both the FINC and FDEC pins are available through the configurable GPIO pins. The DSPLL can be assigned to the FINC and FDEC pins. An FINC will add the frequency step word to the DSPLL output frequency, while an FDEC will decrement it.

The PLL feedback divider may also use FINC/FDEC DCO, adjusting all output frequencies simultaneously. This mode is available using API commands only.

2.6. GPIO Pins General Purpose Input or Output

There are four GPIO pins which have programmable functions. They can be assigned as either an input or an output from one of the functions shown in the table below. OUT6/11 can be re-purposed as GPIs when they are not being used as clock outputs.

The GPI are programmable as either active high or active low via ClockBuilder Pro. Active low GPI are indicated by adding a "b" at the end of the function name for example "OEb" as displayed in ClockBuilder Pro. All GPI pins have a weak pull-up (PU) or pull-down (PD) resistor to set a default state when not externally driven. The default state of the GPI is always de-asserted except for OEx which is asserted by default to enable the outputs. The internal resistance of the PU/PD resistor is 20 kΩ typical.

GPIO selectable status outputs (GPO) are push-pull and do not require any external pull-up or pull-down resistors.

Table 2. General Purpose Input or Output

2.6.1. Device Initialization and Reset

Once power is applied, the device begins an initialization period where it downloads pre-configured register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by API command. The global soft reset API restarts all PLLs without updating register values. Output clocks do not toggle in either type of reset.

Figure 6. Modes of Operation

2.6.2. Locked Mode

Once locked, the PLL will generate clock outputs that are frequency and phase locked to the selected input clock. Any frequency or phase variation on the input will also appear on the outputs. This includes thermal drift of XO or XTAL inputs.

2.7. Status and Alarms

The Si5360 has monitors for the PLL and input/output clocks. See the ["Si5360 Reference Manual"](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/reference-manuals/Si5360-rm.pdf) for more information.

2.7.1. Interrupt Status

The interrupt flag is asserted when any of the status indicators of the device changes state. The interrupt status may be assigned a GPIO pin, or it may be checked using an API command to show which status indicator caused the interrupt to be asserted.

The Interrupt Pin page in CBPro lists all the status indicators that can be programmed to activate the interrupt pin.

The status indicators that are enabled are logically ORed together so that the assertion of any of these status indicators will cause the interrupt pin to assert. The interrupt pin status depends on the sticky versions of the individual status indicators, so the interrupt pin will stay asserted until the sticky status indicators are cleared.

2.8. Serial Interface

Configuration and operation of the Si5360 is controlled by reading and writing API commands using the I^2C or SPI interface. The SPI mode operates in either four-wire or three- wire modes. The following table defines the GPIO pins assigned to the SPI port. For more information, see ["AN1360: Serial Communications and API Programming](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/an1360-si55xx-540x-536x-serial-comm-api-prog-guide.pdf) [Guide for Si536x, Si540x, and Si55xx Devices."](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/an1360-si55xx-540x-536x-serial-comm-api-prog-guide.pdf)

2.9. NVM Programming

At power-up, the device downloads its default configuration and settings from internal one-time-programmable (OTP) non-volatile memory (NVM). The NVM can be pre-programmed at the factory with a custom frequency plan such that the device starts generating clocks on its first power-up, or the NVM can be programmed in the field using the API command set. NVM programming in the field must be done with VDDA set to 3.3 V. NVM programming in the field is not supported in Low-Power mode. The NVM can only be burned one time, either at the factory or in the field. For more details on NVM programming, refer to "AN1360: Serial Communications and API Programming Guide for Si536x, Si540x, and Si55xx Devices."

2.10. Application Programming Interface API

Communication between the customers' HOST processor and the Si5360 internal microcontroller (MCU) is accomplished through the serial interface. The Si5360 MCU contains API firmware that allows users simple command level access to the device registers. For more details on the Device API and for instructions on programming the clock device, see "AN1360: Serial Communications and API Programming Guide for Si536x, Si540x, and Si55xx Devices" and the "Si5360 Reference Manual."

2.11. Power Supplies

The Si5360 has 14 power supply pins. The separate power supplies are used for different functions, providing power locally where it is needed on the die to improve isolation. When no outputs are enabled for a particular VDDOx, that supply pin may be left unconnected. Refer to "[AN1357: Si5360/61/62/63 Schematic Design and Board](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/AN1357-Si536x_Schematic_Design_and_Board_Layout_Guidelines.pdf
) [Layout Guide"](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/AN1357-Si536x_Schematic_Design_and_Board_Layout_Guidelines.pdf
) for more details on power management and filtering recommendations.

2.11.1. Power Supply Sequencing

There are no power sequencing requirements between supplies. VDDA and VDD18 should be powered up before releasing RSTb. VDDA must be equal to the highest voltage supply.

2.11.2. Power Supply Ramp Rate

Power supply ramp times must stay within the maximum supply voltage ramp rate as defined in [Table 8 on](#page-19-0) [page 20](#page-19-0).

2.11.3. Low-Power Mode

In Low-Power Mode, the analog core supply voltage (VDDA) of the Si5360 is set to 1.8 V in order to reduce power consumption. Since VDDA must be equal to the highest voltage applied to the Si5360, in Low-Power Mode, all voltage supplies including VDDO must be 1.8 V. A 1.8 V VDDO restricts the output format to S-LVDS, LVCMOS, or HCSL. If standard LVPECL / LVDS common- mode voltages are required, Low-Power Mode cannot be used.

NVM programming in the field is not supported in Low-Power Mode since NVM programming requires VDDA to be 3.3 V. Refer to "[AN1357: Si5360/61/62/63 Schematic Design and Board Layout Guide](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/application-notes/AN1357-Si536x_Schematic_Design_and_Board_Layout_Guidelines.pdf)" for VDDXO and XO/XTAL connections and terminations for Low-Power Mode.

3. Electrical and Mechanical Specifications

All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temp of 25 °C unless otherwise noted.

Parameter	Symbol	Test Condition	Value	Unit
DC supply voltage	VDDIN		-0.5 to 3.8	\vee
	VDDXO		-0.5 to 3.8	\vee
	VDD18	$10 s$	-0.5 to 2.4	\vee
	VDDA	$10 s$	-0.5 to 3.8	V
	VDDO	$10 s$	-0.5 to 3.8	\vee
	VDDIO	$10 s$	-0.5 to 3.8	\vee
Input voltage range	V ₁₁	XO_IN/XO_INb, INx/INxb	-0.85 to 3.8	\vee
	V ₁₂	GPIO0-3, RSTb, SCLK, SDA/SDIO, A0/CSb	-0.5 to 3.8	\vee
	V ₁₃	XA/XB	-0.5 to 2.7	\vee
Latch-up tolerance	LU		JESD78 Compliant	
ESD tolerance	HBM	100 pF, 1.5 kΩ	2.0	kV
Storage range	TSTG		-55 to 150	°C
Maximum junction temperature in operation	TJCT		125	°C
Soldering temperature (Pb-free profile) ⁴	TPEAK		260	°C
Soldering time at TPEAK (Pb-free profile)4	TP		20 to 40	s

Table 4. Si5360 Absolute Maximum Ratings1, 2, 3

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. RoHS-6 compliant.

3. For more packaging information, go to [https://www.skyworksinc.com/Product_Certificate.aspx](https://www.skyworksinc.com/Product_Certificate.aspx
)

4. The device is compliant with JEDEC J-STD-020.

ESD Handling: Industry-standard ESD handling precautions must be adhered to at all times to avoid damage to this device.

Table 5. Si5360 Thermal Conditions

1. Based on PCB dimension: 4" x 4.5", PCB thickness: 1.6 mm, number of Cu layers: 2.

2. Customer EVB: 8-layer board, board dimensions: ~9 x 9", all 8-layers are copper poured.

3. ΨJB can be used to calculate the junction temperature based on the board temperature and power dissipation for a given frequency plan, $T_1 = T_{PCB} + \Psi JB * PD$.

T_{PCB} should be measured as close to the Si5360 DUT as possible since temperature may vary across the PCB.

Table 6. Si5360 Recommended Operating Conditions

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low Power Mode: V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

1. Ambient temperature of 95 °C may not be possible with all configurations. This is dependent on device configuration. T_J cannot exceed a max of 125 °C.

2. V_{DDA} must be greater than or equal to the highest voltage applied to the device. In Low-Power Mode, all voltage supplies must be set to 1.8 V.

Table 7. Si5360 Performance Characteristics

V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C **Low Power Mode:** V_{DD18} **=** V_{DDIN} **=** V_{DDIO} **=** V_{DDXO} **=** V_{DDA} **=** V_{DDO} **= 1.8 V ±5%, T_A = -40 to 95 °C**

1. Assumes crystal, XO or clock input is available at power up.

2. Time between manual input clock selected and PLL re-locked

3. Output delay adjustment range will vary depending on frequency plan. Output delay adjust range (ns) is displayed in the "Output Skew Control" step of the CBPro Wizard.

4. Added jitter and spurs due to crosstalk is frequency plan dependent and can be determined using the ClockBuilder Pro Spur Analysis tool.

5. Jitter generation conditions: XTAL = 54 MHz TXC 7M54072006, LVPECL and HCSL output formats.

6. Jitter generation conditions: fin = 156.25 MHz from a low noise differential clock input, LVPECL and HCSL output formats.

7. Jitter generation conditions: fout=54 MHz, XTAL = 54 MHz TXC 7M54072006, LVPECL and HCSL output formats.

8. Jitter generation conditions: fout =122.88 MHz output, 3.3 V LVCMOS input, LVPECL and HCSL output formats.

9. Jitter generation conditions: fout >= 100 MHz using 12 kHz to 20 MHz, <100 MHz using 10 kHz to 5 MHz integration ranges.

Table 8. Si5360 DC Characteristics

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low Power Mode: V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

1. Typical test configuration: The following frequencies on 12 LVDS outputs:

Four 156.25 MHz (Q) Two 312.5 MHz (Q) One 125 MHz (Q) One 100 MHz (NB) One 50 MHz (NB) Two 644. 53125MHz (NA) One 322.265625 MHz (NA) Excludes power in termination resistors. VDDIN = 1.8 V, VDDO = 3.3 V.

2. Typical test configuration: Same as Note 1, except all supplies set to 1.8 V for Low-Power Mode. Output formats changed to S-LVDS format.

3. Differential outputs terminated into an ac-coupled differential 100 Ω load.

4. LVCMOS outputs measured into a 5-inch, 50 Ω PCB trace with 5 pF load.

5. No external termination; amplitude 800 mVpp_se

Table 9. Si5360 Input Specifications

V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low **Power Mode:** $V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 \text{ V} \pm 5\%, T_A = -40 \text{ to } 95 \text{ °C}$

Table 9. Si5360 Input Specifications (Continued)

V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low **Power Mode:** V_{DD18} **=** V_{DDIN} **=** V_{DDIO} **=** V_{DDXO} **=** V_{DDA} **=** V_{DDO} **= 1.8 V ±5%, T_A = -40 to 95 °C**

1. The minimum slew rate on the XO applied to XO_IN is recommended to meet the specified jitter performance"

2. To achieve this slew rate and voltage swing use one of the XOs from the "Si55xx, Si540x, and Si536x Recommended XTAL, XO, VCXO, TCXO, and OCXO Reference [Manual](https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/reference-manuals/si55xx-si540x-si536x-recommended-xtals-rm.pdf)" placed as close as possible to the XO_IN pins.

3. Slew rate can be estimated using the following simplified equation: $SR = ((0.8 - 0.2) \times VIN^{-1}VPP^{-1}Se)/tr.$

4. To meet specified jitter performance use one of the XTALs from the "Si55xx, Si540x, and Si536x Recommended XTAL, XO, VCXO, TCXO, and OCXO Reference Manual".

5. The minimum slew rate on the input clock applied to INx/INxb is recommended to meet the specified input-to-output delay performance.

6. Glitches and toggles on RSTb more frequent than fUR may cause the device to lock up in reset. Power cycle the device to restore operation.

Table 10. Differential Clock Output Specifications

VDD18 = 1.8 V ±5%, VDDXO = VDDA = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, TA = –40 to 95 °C L ow Power Mode: V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

Table 10. Differential Clock Output Specifications(Continued)

V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low Power Mode: V_{DD18} = V_{DD10} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

1. Q dividers support output frequencies within the specified range equal to fVCO/Q where Q is an integer.

2. NA, NB Multisynths support any output frequency within the specified range.
3. Skew between positive and negative output pins.

Skew between positive and negative output pins.

4. Output voltage swing is dependent on frequency range. Scale all values by the Output Voltage Swing Scaling Factor (SF). Voltage swing is specified in mVpp_SE as shown below.

5. HCSL output format is not supported for f_{OUT} > 400 MHz.

6. OUT16/17 have programmable slew rate limit capability when configured as SRL LVCMOS. This causes additional attenuation for higher frequency outputs. The output voltage swing scaling factor (SF) for OUT16/OUT17 is shown below. It is recommended to use OUT0-15 for $f_{\rm OUT}$ > 500 MHz.

7. Measured for a 156.25 MHz LVDS output frequency. 100 mVpp sine wave noise added to VDDO = 3.3 V and noise spur amplitude measured.

8. Crosstalk spur measured with the victim running at 156.25 MHz and the aggressor at 155.52 MHz. Victim and aggressor are separated by two unused channels.

Table 11. Si5360 HCSL Clock Output Specifications

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low Power Mode: V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

Table 11. Si5360 HCSL Clock Output Specifications(Continued)

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low Power Mode: V_{DD18} = V_{DD10} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

1. Q dividers support output frequencies within the specified range equal to fVCO/Q where Q is an integer.

2. NA, NB Multisynths support any output frequency within the specified range.

3. Skew between positive and negative output pins.

4. Output voltage swing is dependent on frequency range, HCSL slew rate and HCSL termination settings. Scale all voltage swing values by the scaling factor (SF). Voltage swing is specified in mVpp_se as shown below.

- 5. OUT16/17 have programmable slew rate limit capability when configured as LVCMOS. This causes additional attenuation for higher frequency outputs. The Output Voltage
Swing Scaling Factor (SF) for OUT16/OUT17 is shown bel
- 6. Crosstalk spur measured with the victim running at 156.25 MHz and the aggressor at 155.22 MHz. Victim and aggressor are separated by two unused channels.

Table 12. Si5360 LVCMOS Clock Output Specifications

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C Low Power Mode: V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

1. Q dividers support output frequencies within the specified range equal to fVCO/Q where Q is an integer.

2. NA, NB Multisynths support any output frequency within the specified range.

3. V_{OL}/V_{OH} is measured at I_{OL}/I_{OH} as shown in the DC Test Configuration.

4. A 15 to 25 Ω series termination resistor (Rs) is recommended to help match the source impedance to a 50 Ω PCB trace. A 5 pF capacitive load is assumed as shown in the AC Test Configuration.

5. Slew rate limited (SRL) LVCMOS format only available on OUT16/OUT17.

AC Test Configuration

Table 13. Si5360 Output Status Pin Specifications V_{DDIO} = 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = -40 to 95 °C, Low-Power Mode: V_{DDIO} = 1.8 V ±5%

1. The VOH specification does not apply to the open-drain SDA output when the serial interface is in 1^2C mode. VOL remains valid in all cases.

Table 14. Si5360 ²C Timing Specifications (SCL, SDA)

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = −40 to 95 °C, **Low Power Mode:** V_{DD18} **=** V_{DDIN} **=** V_{DDIO} **=** V_{DDXO} **=** V_{DDA} **=** V_{DDO} **= 1.8 V ±5%, T_A = -40 to 95 °C**

Figure 7. I2C Serial Port Timing Standard and Fast Modes

Table 15. Si5360 SPI Timing Specifications (4-Wire)

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = −40 to 95 °C, **Low Power Mode:** $V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 \text{ V } \pm 5\%, T_A = -40 \text{ to } 95 \text{ °C}$

Figure 8. 4-Wire SPI Serial Interface Timing

Table 16. SPI Timing Specifications (3-Wire)

 V_{DD18} = 1.8 V ±5%, V_{DDXO} = V_{DDA} = 3.3 V ±5%, All other supplies programmable 3.3 V ±5%, 2.5 V ±5%, 1.8 V ±5%, T_A = −40 to 95 °C, Low Power Mode: V_{DD18} = V_{DDIN} = V_{DDIO} = V_{DDXO} = V_{DDA} = V_{DDO} = 1.8 V ±5%, T_A = -40 to 95 °C

Figure 9. 3-Wire SPI Serial Interface Timing

4. Typical Operating Characteristics

5. Package Handling Information

Since the device package is sensitive to moisture absorption, it is baked and vacuum packed before shipping. Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

The Si5360 can be used for lead or lead-free soldering. For additional information, refer to Skyworks Application Note, "PCB Design and SMT Assembly/Rework Guidelines," Document Number 101752.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Refer to Standard SMT Reflow Profiles: JEDEC Standard J-STD-020.

5.1. Package Outline

Figure 13. 72-Pin QFN Package

Skyworks Solutions, Inc. • Phone [949] 231-3000 • sales@skyworksinc.com • www.skyworksinc.com 206668A • Skyworks Proprietary Information • Products and Product Information are Subject to Change without Notice

Table 17. Package Dimensions1, 2, ³

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-220

5.2. PCB Land Pattern

Figure 14. Si5360 PCB Land Pattern

Table 18. Land Pattern Dimensions

5.3. Package Marking: 72-Pin QFN Package

Figure 15. Si5360 Typical Package Marking

6. Ordering Information

*See Ordering Guide table for current product revision.

** 5-digit, assigned by ClockBuilder Pro for all factory-preprogrammed OPN devices.

Figure 16. Ordering Guide

7. Revision History

Copyright © 2023, Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COM-PLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIM-ITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, ClockBuilder®, DSPLL®, ISOmodem®, ProSLIC®, SiPHY®, and RFeIC® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Skyworks](https://www.mouser.com/skyworks-solutions):

 [SI5360A-A-GMR](https://www.mouser.com/access/?pn=SI5360A-A-GMR) [SI5360A-A15401-GM](https://www.mouser.com/access/?pn=SI5360A-A15401-GM) [SI5360B-A15467-GM](https://www.mouser.com/access/?pn=SI5360B-A15467-GM) [SI5360B-A15467-GMR](https://www.mouser.com/access/?pn=SI5360B-A15467-GMR) [SI5360C-A15468-GM](https://www.mouser.com/access/?pn=SI5360C-A15468-GM) [SI5360A-A-GM](https://www.mouser.com/access/?pn=SI5360A-A-GM) [SI5360C-A15468-GMR](https://www.mouser.com/access/?pn=SI5360C-A15468-GMR) [SI5360A-A15583-GMR](https://www.mouser.com/access/?pn=SI5360A-A15583-GMR) [SI5360A-A15583-GM](https://www.mouser.com/access/?pn=SI5360A-A15583-GM) [SI5360D-A15469-GM](https://www.mouser.com/access/?pn=SI5360D-A15469-GM) [SI5360A-A15401-GMR](https://www.mouser.com/access/?pn=SI5360A-A15401-GMR) [SI5360A-A15553-GMR](https://www.mouser.com/access/?pn=SI5360A-A15553-GMR) [SI5360A-A15585-GM](https://www.mouser.com/access/?pn=SI5360A-A15585-GM) [SI5360A-A15585-GMR](https://www.mouser.com/access/?pn=SI5360A-A15585-GMR) [SI5360A-A15553-GM](https://www.mouser.com/access/?pn=SI5360A-A15553-GM) [SI5360D-A15469-GMR](https://www.mouser.com/access/?pn=SI5360D-A15469-GMR) [SI5360D-A15683-GMR](https://www.mouser.com/access/?pn=SI5360D-A15683-GMR) [SI5360D-A15683-GM](https://www.mouser.com/access/?pn=SI5360D-A15683-GM)