# A BROADCOM®

# **BCM53156XU**

# **Ultra-Low Power Layer2 GE/FE Switch with 10G Uplinks**

### **General Descriptions**

Broadcom's BCM53156XU is a family of highly integrated Ethernet switches that are optimally designed for costeffective low-power applications in the SMB, Enterprise, Service-Provider, and SOHO markets that rapidly transition to Gigabit-Ethernet connectivity and beyond.

The BCM53156XU is based on the industry-leading 28 nm RoboSwitch™ architecture, also known as Robo 2. The product line includes multiple models with 6 to 15 interfaces that support 100M/1GE/2.5GE and 10GE of bandwidth.

The BCM53156XU is designed for standalone low portcount configurations and high port-count configurations with support for cascading.

The BCM53156XU allows customers to design complete product platforms that target new cost-effective low-power applications demanding 1GE/10GbE connectivity. Among those, SMB switch with 10G uplinks, Enterprise switches, routers and security appliances, next generation Industrial Ethernet switches, and Service Provider access equipment.

The BCM53156XU is also designed to support basic applications that include Auto DOS, Auto VOIP, Auto QoS, and more. The product line takes advantage of a low-power integrated ARM Cortex-M7 CPU to offer on-chip support for certain protocols, including Auto IGMP snooping as well as tools for monitoring and troubleshooting. The product line is offered in Commercial-grade as well as Industrial-grade temperature ranges.

### **Features**

- ARM Cortex-M7 at up to 400 MHz.
- Operational mode: Unmanaged.
- Up to 8×10/100/1000BASE-T ports with integrated ultra-low-power GPHYs.
- Up to 1×10G XFI with KR support.
- 1 × RGMII.
- Switch cascading.
- 16K entry MAC address table.
- 1K multicast group support.
- 128 KB packet buffer.
- srTCM and trTCM meters (support color aware and color blind modes).
- Eight CoS queues per port with priority flow-control.
- IEEE 802.1p, MAC, and DSCP packet classification.
- Auto Loop detection.
- Auto DoS.
- Auto VOIP.
- Auto QOS.
- Auto IGMP snooping.
- 1K packets and bytes counters.
- IEEE 802.3az Energy Efficient Ethernet (EEE).
- Jumbo frame support: up to 9728 bytes.
- 311-pin, 13×13 mm<sup>2</sup> FBGA package.
- **JTAG** support.
- Includes one UART and MDIO interface, seven I<sup>2</sup>C interfaces, and 9 GPIOs (via the MFIO).

#### **Figure 1: Functional Block Diagram**



# **Table of Contents**











# <span id="page-7-0"></span>**Chapter 1: Introduction**

### <span id="page-7-1"></span>**1.1 Overview**

This document provides details of the functional, operational, and electrical characteristics of the Broadcom® BCM53156XU. This document is for designers interested in integrating the BCM53156XU switches into their hardware designs and for others who need specific data about the physical characteristics and operation of the BCM53156XU switches.

The BCM53156XU is a highly integrated Ethernet switch that is optimally designed for cost-effective low-power applications in the SMB, Enterprise, Service-Provider, and Industrial-Ethernet markets. The BCM53156XU is the first product in the RoboSwitch<sup>®</sup> product line to introduce 10 GE ports, which are relevant in markets that are rapidly transitioning to Gigabit-Ethernet connectivity anywhere.

The BCM53156XU switch core supports full-duplex packet forwarding bandwidth of 19 Gb/s for all packet lengths (64 byte to 9720 Jumbo frames).

The chip is based on a core technology that supports:

- Eight 10/100/1000BASE-TX ports with integrated Gigabit MACs (GMACs), and integrated PHYs (GPHYs)
- One 10GE/2.5GE/1GE XFI ports with integrated XMACs
- One RGMII port for PHY-less connection to the management agent (available only in full-duplex mode)
- An integrated Motorola SPI-compatible interface
- High-performance, integrated packet buffer memory
- An address resolution engine

The GMACs support full-duplex and half-duplex modes for 10 Mb/s and 100 Mb/s, and full-duplex for 1000 Mb/s. Flow control is supported in half-duplex mode with backpressure. In full-duplex mode, IEEE 802.3x frame-based flow control is supported. The GMACs are IEEE 802.3-compliant and support a maximum frame size of 9720 bytes.

The BCM53156XUX supports advanced ContentAware™ processing using a compact field processor (CFP). Up to four intelligent ContentAware processes are performed in parallel for every packet. This flexible engine uses TCAM-based architecture which allows wildcard capabilities. Action examples include dropping, changing the forward port map, adding forward port, assigning the priority of a frame, and so on. These advanced ContentAware processes are well suited for access control lists (ACLs) and DoS prevention.

An integrated address management engine provides address learning and recognition functions at maximum frame rates. The address table provides capacity for learning up to 16K unicast addresses. Addresses are added to the table after receiving an error-free packet.

The MIB statistics registers collect receive and transmit statistics for each port and provide direct hardware support for the EtherLike-MIB, MIB II (interfaces), and the first four groups of the RMON MIB. All nine groups of RMON can be supported by using additional capabilities, such as port mirroring/snooping, together with an external microcontroller to process some MIB attributes. The MIB registers can be accessed through the Serial Peripheral Interface Port by an external microcontroller.

# <span id="page-7-2"></span>**1.2 Target Markets**

The BCM53156XU series targets four main markets:

 SMB – The BCM53156XU was designed to support this market segment by providing 1/2.5GE connectivity toward the WAN.

# <span id="page-9-0"></span>**1.3 Operational Mode**

The BCM53156XU device supports Unmanaged Mode (U) operational modes.

 Unmanaged mode (U) – This mode should be used by customers who would like to build the most basic switching platform with a single bridging domain, no support for virtual LANs, that is, IEEE 802.1Q VLANS and no ability to rate limit incoming or outgoing traffic. This unmanaged mode does provide customers with 8 traffic classes per port, a default 1:1 mapping between incoming traffic VLAN priority bits and those queues (p-bits with value X will be mapped to queue X+1) and default WRR scheduling weights for improved scheduling of traffic from the queues (the weights are 1:1:2:2:4:4:8:8).

In this mode, the device is shipped to customers with a basic out-of-the-box configuration that activates the switch in a single, no VLAN support, bridging domain. This basic configuration is available on the device's internal ROM and no additional memory is required. However, customers can get additional functionality to that mentioned above by using an external flash and downloading BRDCM's Advanced Unmanaged software. This software supports, in addition to the basic functionality, Auto-Loopdetect, Auto-Dos, and Auto-VoIP functionality, autoQos, and auto IGMP snooping that are further explained here. This mode is termed "Advanced Unmanaged." Note that this mode is not offered separately from the regular Unmanaged mode (U) as it mainly requires that the end user deploy external flash for additional memory.



#### **Table 1: BCM53156XU Operational Modes**

#### **Table 1: BCM53156XU Operational Modes**



#### **Table 1: BCM53156XU Operational Modes**



a. When EEE is enabled (EEE feature is for GPHY port only), the cut-through latency time is impacted causing very high latency (tens of microsceonds). The selection of either EEE or cut-through does not impact performance since both are not available.

# <span id="page-12-0"></span>**1.4 BCM53156XU Devices**

The BCM53156 is a 8×GE switch with 10GE/2.5GE/1GE uplinks. See the full SKU list in Section 12: "Ordering Information," [on page 106.](#page-105-0)

The BCM53156XU is offered in one 13×13 mm<sup>2</sup> package with 311 pins.

provides a detailed list of the physical characteristics for the BCM53156XU switch.

#### **Table 2: BCM53156XU Family Features**



a. Serial LED uses two bits from the 28-bit parallel LED. Both cannot be active at the same time.

b. 0°C to 70°C for commercial SKUs; –40°C to +85°C for industrial SKUs.

# <span id="page-13-0"></span>**1.5 System Functional Blocks**

### <span id="page-13-1"></span>**1.5.1 Overview**

The BCM53156XU includes the following blocks:

- [Media Access Controller](#page-13-2)
- [Integrated 10/100/1000 PHY](#page-15-0)
- **[Interdevice Interface](#page-23-0)**
- **[MIB Engine](#page-27-0)**
- [Integrated High-Performance Memory](#page-32-0)
- [Robo 2 Switch Core](#page-32-1)

Each of these blocks is discussed in additional detail in the following sections.

### <span id="page-13-2"></span>**1.5.2 Media Access Controller**

The BCM53156XU contains eight 10/100/1000 MACs, one 1G/2.5G/10G XMACs and four 10/100/1000/2.5G MACs.

The MAC automatically selects the appropriate speed (CSMA/CD or full-duplex) based on the PHY auto-negotiation result. In full-duplex mode, IEEE 802.3x PAUSE frame-based flow control is also determined through auto-negotiation. The MAC is IEEE 802.3, IEEE 802.3u, and IEEE 802.3x-compliant.

#### <span id="page-13-3"></span>**1.5.2.1 Receive Function**

The MAC initiates frame reception following the assertion of receive data valid indication from the physical layer. The MAC monitors the frame for the following error conditions:

- Receive error indication from the PHY
- Runt frame error if frame is fewer than 64 bytes
- CRC error
- Long frame error if frame is greater than standard max. frame size or 9,720 bytes for jumbo-enabled ports.
- **NOTE:** Frames longer than standard max. frame size are considered oversized frames. When jumbo-frame mode is enabled, only the frames longer than 9,720 bytes are bad frames and dropped.

If no errors are detected, the frame is processed by the switch controller. Frames with errors are discarded. Receive functions can be disabled using register settings.

#### <span id="page-14-0"></span>**1.5.2.2 Transmit Function**

Frame transmission begins with the switch controller queuing a frame to the MAC transmitter. The frame data is transmitted as received from the switch controller. The transmit controller is responsible for preamble insertion, carrier deferral, collision back-off, and inter-packet gap enforcement.

In 10/100 Mb/s half-duplex mode, when a frame is queued for transmission, the transmit controller behaves as specified by the IEEE 802.3 requirements for frame deferral. Following deferral, the transmitter adds 8 bytes of preamble and SFD to the frame data received from the switch controller. If, during frame transmission, a collision is observed and the collision window timer has not expired, the transmit controller asserts jam and then executes the back-off algorithm. The frame is retransmitted when appropriate. On the 16th consecutive collision, the back-off algorithm starts over at the initial state, the collision counter is reset, and attempts to transmit the current frame continue. Following a late collision, the frame is aborted, and the switch controller is allowed to queue the next frame for transmission.

While in full-duplex mode, the transmit controller ignores carrier activity and collision indication. Transmission begins after the switch controller queues the frame and the 96-bit times of IPG have been observed. Transmit functions can be disabled using register settings.

#### <span id="page-14-1"></span>**1.5.2.3 Flow Control**

The BCM53156XU implements an intelligent flow-control algorithm to minimize the system impact resulting from traffic congestion. Buffer memory allocation is adaptive to the status of each port's speed and duplex mode, providing an optimal balance between flow management and per-port memory depth. The BCM53156XU initiate flow control in response to buffer memory conditions on a per-port basis.

The MACs are capable of flow control in full-duplex mode.

#### <span id="page-14-2"></span>**1.5.2.3.1 10/100 Mb/s Half-Duplex**

In 10/100 half-duplex mode, the MAC back-pressures a receiving port by transmitting a 96-bit time jam packet to the port. A single jam packet is asserted for each received packet for the duration of the time the port is in the flow-control state.

#### <span id="page-14-3"></span>**1.5.2.3.2 10/100/1000 Mb/s Full-Duplex**

Flow control in full-duplex mode functions as specified by the IEEE 802.3x requirements. In the receiver, MAC flow-control frames are recognized and, when properly received, set the flow-control pause time for the transmit controller. The pause time is assigned from the 2-byte pause time field following the pause opcode. MAC control PAUSE frames are not forwarded from the receiver to the switch controller.

When the switch controller requests flow control, the transmit controller transmits a MAC control PAUSE frame with the pause time set to maximum. When the condition that caused the flow control state is no longer present, a second MAC control PAUSE frame is sent with the pause time field set to 0.

#### <span id="page-14-4"></span>**1.5.2.3.3 Priority Flow Control**

Priority Flow Control (PFC) is a mechanism of conveying the per priority XON/XOFF information for 8 different classes using MAC control frames. Unimac provides the flexibility to program the DA, TYPE, and OPCODE fields for the PFC frames. The PFC feature can be independently enabled inside the MAC and pause should be disabled while PFC is operational to ensure IEEE compliance.

### <span id="page-15-0"></span>**1.5.3 Integrated 10/100/1000 PHY**

There are two integrated quad-PHY blocks in the BCM53156XU. For more information see [Copper Interface.](#page-50-2) The following sections describe the operations of the internal PHY block.

### <span id="page-15-1"></span>**1.5.3.1 Encoder**

The PHY is the Ethernet transceiver that appropriately processes data presented by the MAC into an analog data stream to be transmitted at the MDI interface, which performs the reverse process on data received at the MDI interface. The registers of the PHY are read using the [Programming Interfaces.](#page-51-3) The following sections describe the operations of the internal PHY block. For additional information, see [Copper Interface.](#page-50-2)

In 10BASE-T mode, Manchester encoding is performed on the data stream that is transmitted on the twisted-pair cable. The multimode transmit digital-to-analog converter (DAC) performs preequalization for 100m of Category 3 cabling.

In 100BASE-TX mode, the BCM53156XU transmits a continuous data stream over the twisted-pair cable. The transmit packet is encapsulated by replacing the first two nibbles of preamble with a start-of-stream delimiter (/J/K codes) and appending an end-of-stream delimiter (/T/R codes) to the end of the packet. The transmitter repeatedly sends the idle code group between packets. The encoded data stream is serialized and then scrambled by the stream cipher block, as described in [Stream Cipher.](#page-18-0) The scrambled data is then encoded into MLT3 signal levels.

In 1000BASE-T mode, the BCM53156XU simultaneously transmits and receives a continuous data stream on all four pairs of the Category 5 cable. Byte-wide data from the transmit data pins is scrambled when the transmit enable is asserted, and the trellis (a PAM-5 symbol on each of the four twisted-pairs) is encoded into a four-dimensional code group and then inserted into the transmit data stream. The transmit packet is encapsulated by replacing the first two bytes of the preamble with a start-of-stream delimiter, and appending an end-of-stream delimiter to the end of the packet. When the transmit error input is asserted during a packet transmission, a transmit error code group is sent in place of the corresponding data code group. The transmitter sends idle code groups or carrier-extend code groups between packets. Carrier extension is used by the MAC to separate packets within a multiple-packet burst and is indicated by asserting the transmit error signal and placing 0Fh on the transmit data pins while the transmit enable is low. A carrier extend error is indicated by replacing the transmit data input with 1Fh during carrier extension.

The encoding complies with the IEEE 802.3ab standard and is fully compatible with previous versions of the Broadcom 1000BASE-T PHYs.

#### <span id="page-15-2"></span>**1.5.3.2 Decoder**

In 10BASE-T mode, Manchester decoding is performed on the data stream.

In 100BASE-TX mode, following equalization and clock recovery, the receive data stream is converted from MLT3 to serial nonreturn-to-zero (NRZ) data. The NRZ data is descrambled by the stream cipher block, as described later in this document. The descrambled data is then deserialized and aligned into 5-bit code groups. The 5-bit code groups are decoded into 4-bit data nibbles. The start-of-stream delimiter is replaced with preamble nibbles, and the end-of-stream delimiter and idle codes are replaced with 0h. The decoded data is driven onto the MII receive data pins. When an invalid code group is detected in the data stream, the BCM53156XU asserts the MII receive error (RX ER) signal. RX ER is also asserted when the link fails, or when the descrambler loses lock during packet reception.

In 1000BASE-T mode, the receive data stream is:

- Passed through the Viterbi decoder
- Descrambled
- Translated back into byte-wide data

The start-of-stream delimiter is replaced with preamble bytes, and the end-of-stream delimiter and idle codes are replaced with 00h. Carrier extend codes are replaced with 0Fh or 1Fh. Decoding complies with IEEE standard IEEE 802.3ab and is fully compatible with previous versions of Broadcom 1000BASE-T PHYs.

#### <span id="page-16-0"></span>**1.5.3.3 Link Monitor**

In 10BASE-T mode, a link-pulse detection circuit constantly monitors the TRD pins for the presence of valid link pulses.

In 100BASE-TX mode, receive signal energy is detected by monitoring the receive pair for transitions in the signal level. Signal levels are qualified using squelch-detect circuits. When no signal is detected on the receive pair, the link monitor enters the Link Fail state and the transmission and reception of data packets is disabled. When a valid signal is detected on the receive pair for a minimum of 1 ms, the link monitor enters the Link Pass state and the transmit and receive functions are enabled.

Following auto-negotiation in 1000BASE-T mode, the master transceiver begins sending data on the media. The slave transceiver also begins transmitting when it has recovered the master transceiver's timing. Each end of the link continuously monitors its local receiver status. When the local receiver status has been good for at least 1 microsecond, the link monitor enters the Link Pass state, and the transmission and reception of data packets are enabled. When the local receiver status is bad for more than 750 ms, the link monitor enters the Link Fail state and the transmission and reception of data packets are disabled.

#### <span id="page-16-1"></span>**1.5.3.4 Digital Adaptive Equalizer**

The digital adaptive equalizer removes intersymbol interference (ISI) created by the transmission channel media. The equalizer accepts sampled unequalized data from the analog-to-digital converter (ADC) on each channel and produces equalized data. The BCM53156XU achieves an optimum signal-to-noise ratio by using a combination of feed forward equalization (FFE) and decision feedback equalization (DFE) techniques. Under harsh noise environments, these powerful techniques achieve a bit error rate (BER) of less than  $1 \times 10^{-12}$  for transmissions up to 100m on Category 5 twisted-pair cabling (100m on Category 3 UTP cable for 10BASE-T mode). The all-digital nature of the design makes the performance very tolerant to noise. The filter coefficients are self-adapting to accommodate varying conditions of cable quality and cable length.

#### <span id="page-16-2"></span>**1.5.3.5 Echo Canceler**

Because of the bidirectional nature of the channel in 1000BASE-T mode, an echo impairment is caused by each transmitter. The output of the echo filter is added to the FFE output to remove the transmitted signal impairment from the incoming receive signal. The echo canceler coefficients are self-adapting to manage the varying echo impulse responses caused by different channels, transmitters, and environmental conditions.

#### <span id="page-16-3"></span>**1.5.3.6 Crosstalk Canceler**

The BCM53156XU transmits and receives a continuous data stream on four channels. For a given channel, the signals sent by the other three local transmitters cause impairments on the received signal because of near-end crosstalk (NEXT) between the pairs. It is possible to cancel the effect because each receiver has access to the data for the other three pairs that cause this interference. The output of the adaptive NEXT canceling filters is added to the FFE output to cancel the NEXT impairment.

#### <span id="page-17-0"></span>**1.5.3.7 Analog-to-Digital Converter**

Each receive channel has its own 125 MHz analog-to-digital converter (ADC) that samples the incoming data on the receive channel and feeds the output to the digital adaptive equalizer. Advanced analog circuit techniques achieve the following results:

- **Low offset**
- High power-supply noise rejection
- Fast settling time
- Low bit error rate

#### <span id="page-17-1"></span>**1.5.3.8 Clock Recovery/Generator**

The clock recovery and generator block creates the transmit and receive clocks for 1000BASE-T, 100BASE-TX, and 10BASE-T operation.

In 10BASE-T or 100BASE-TX mode, the transmit clock is locked to the 25 MHz crystal input, and the receive clock is locked to the incoming data stream.

In 1000BASE-T mode, the two ends of the link perform loop timing. One end of the link is configured as the master, and the other is configured as the slave. The master transmit and receive clocks are locked to the 25 MHz crystal input. The slave transmit and receive clocks are locked to the incoming receive data stream. Loop timing allows for the cancellation of echo and NEXT impairments by ensuring that the transmitter and receiver at each end of the link are operating at the same frequency.

#### <span id="page-17-2"></span>**1.5.3.9 Baseline Wander Correction**

1000BASE-T and 100BASE-TX data streams are not always DC-balanced. Because the receive signal must pass through a transformer, the DC offset of the differential receive input can vary with data content. This effect, which is known as baseline wander, can greatly reduce the noise immunity of the receiver. The BCM53156XU automatically compensates for baseline wander by removing the DC offset from the input signal, thereby significantly reducing the probability of a receive symbol error.

In 10BASE-T mode, baseline wander correction is not performed because the Manchester coding provides a perfect DC balance.

#### <span id="page-17-3"></span>**1.5.3.10 Multimode TX Digital-to-Analog Converter**

The multimode transmit digital-to-analog converter (DAC) transmits PAM-5, MLT3, and Manchester coded symbols. The transmit DAC performs signal-wave shaping that decreases the unwanted high-frequency signal components, reducing electromagnetic interference (EMI). The transmit DAC uses a current drive output that is well-balanced, and therefore, produces very low noise transmit signals.

### <span id="page-18-0"></span>**1.5.3.11 Stream Cipher**

In 1000BASE-T and 100BASE-TX modes, the transmit data stream is scrambled to reduce radiated emissions and to ensure that there are adequate transitions within the data stream. The 1000BASE-T scrambler also ensures that there is no correlation among symbols on the four different wire pairs and in the transmit and receive data streams. The scrambler reduces peak emissions by randomly spreading the signal energy over the transmit frequency range and eliminating peaks at certain frequencies. The randomization of the data stream also assists the digital adaptive equalizers and echo/crosstalk cancelers. The algorithms in these circuits require there to be no sequential or cross-channel correlation among symbols in the various data streams.

In 100BASE-TX mode, the transmit data stream is scrambled by exclusive ORing the encoded serial data stream. This is done with the output of an 11-bit wide linear feedback shift register (LFSR), producing a 2047-bit nonrepeating sequence.

In 1000BASE-T mode, the transmit data stream is scrambled by exclusive ORing the input data byte with an 8-bit wide cipher text word. The cipher text word generates each symbol period from eight uncorrelated maximal length data sequences that are produced by linear remapping of the output of a 33-bit wide LFSR. After the scrambled data bytes are encoded, the sign of each transmitted symbol is again randomized by a 4-bit wide cipher text word that is generated in the same manner as the 8-bit word. The master and slave transmitters use different scrambler sequences to generate the cipher text words. For repeater or switch applications, where all ports can transmit the same data simultaneously, signal energy is randomized further by using a unique seed to initialize the scrambler sequence for each PHY.

The receiver descrambles the incoming data stream by exclusive ORing it with the same sequence generated at the transmitter. The descrambler detects the state of the transmit LFSR by looking for a sequence representing consecutive idle code groups. The descrambler locks to the scrambler state after detecting a sufficient number of consecutive idle codes. The BCM53156XU enables transmission and reception of packet data only when the descrambler is locked. The receiver continually monitors the input data stream to ensure that it has not lost synchronization by checking that inter-packet gaps containing idles or frame extensions are received at expected intervals. When the BCM53156XU detects loss of synchronization, it notifies the remote PHY of the inability to receive packets (1000BASE-T mode only) and attempts to resynchronize to the received data stream. If the descrambler is unable to resynchronize for a period of 750 ms, the BCM53156XU is forced into the Link Fail state.

In 10BASE-T mode, scrambling is not required to reduce radiated emissions.

#### <span id="page-18-1"></span>**1.5.3.12 Wire Map and Pair Skew Correction**

During 1000BASE-T operation, the BCM53156XU has the ability to automatically detect and correct some UTP cable wiring errors. The symbol decoder detects and compensates for (internal to the BCM53156XU) the following errors:

- Wiring errors caused by the swapping of pairs within the UTP cable.
- Polarity errors caused by the swapping of wires within a pair.

The BCM53156XU also automatically compensates for differences in the arrival times of symbols on the four pairs of the UTP cable. The varying arrival times are caused by differing propagation delays (commonly referred to as delay skew) between the wire pairs. The BCM53156XU can tolerate delay skews of up to 64 ns long. Auto-negotiation must be enabled to take advantage of the wire map correction.

During 10/100 Mb/s operation, pair swaps are corrected. Delay skew is not an issue though, because only one pair of wires is used in each direction.

#### <span id="page-19-0"></span>**1.5.3.13 Automatic MDI Crossover**

During copper auto-negotiation, one end of the link must perform an MDI crossover so that each transceiver's transmitter is connected to the other receiver. The BCM53156XU can perform an automatic media-dependent interface (MDI) crossover, eliminating the need for crossover cables or cross-wired (MDIX) ports. During auto-negotiation, the BCM53156XU normally transmits and receives on the TRD pins.

When connecting to another device that does not perform MDI crossover, the BCM53156XU automatically switches its TRD in pairs when necessary to communicate with the remote device. When connecting to another device that does have MDI crossover capability, an algorithm determines which end performs the crossover function.

During 1000BASE-T operation, the BCM53156XU swaps the transmit symbols on pairs 0 and 1 and pairs 2 and 3 if autonegotiation completes in the MDI crossover state. The 1000BASE-T receiver automatically detects pair swaps on the receive inputs and aligns the symbols properly within the decoder. The automatic MDI crossover function cannot be disabled when in 1000BASE-T mode. During 10BASE-TX and 100BASE-T operation, pair swaps automatically occur within the device and do not require user intervention. The automatic MDI crossover function by default works only when auto-negotiation is enabled. This function can be disabled during auto-negotiation using a register write.

**NOTE:** This function operates only when the copper auto-negotiation is enabled.

#### <span id="page-19-1"></span>**1.5.3.14 10/100BASE-TX Forced Mode Auto-MDIX**

The automatic MDI crossover function can also be enabled when in forced 10BASE-T or forced 100BASE-TX mode. This feature allows the user to disable the copper auto-negotiation in either 10BASE-T or 100BASE-TX and still take advantage of the automatic MDI crossover function. Whenever the forced link is down for at least 4 seconds, then auto-negotiation is internally enabled with its automatic MDI crossover function until link pulses or 100TX idles are detected. Once detected, the PHY returns to forced mode operation.

**NOTE:** This function operates only when the copper auto-negotiation is disabled.

#### <span id="page-19-2"></span>**1.5.3.15 PHY Address**

The BCM53156XU has eight unique PHY addresses for MII management of the internal PHYs. The PHY addresses for each port are as follows,

- PHY address for Port 0 is 1
- PHY address for Port 1 is 2
- PHY address for Port 2 is 3
- PHY address for Port 3 is 4
- PHY address for Port 4 is 5
- PHY address for Port 5 is 6
- PHY address for Port 6 is 7
- PHY address for Port 7 is 8

#### <span id="page-19-3"></span>**1.5.3.16 Super Isolate Mode**

When in Super Isolate mode, the transmit and receive functions on the Copper Media Dependent Interface are disabled (no link is established with the PHY's copper link partner). Any data received from the switch is ignored by the BCM53156XU and no data is sent from the BCM53156XU.

#### <span id="page-20-0"></span>**1.5.3.17 Standby Power-Down Mode**

The BCM53156XU can be placed into standby power-down mode using software commands. In this mode, all PHY functions except for the serial management interface are disabled. There are three ways to exit standby power-down mode:

- Clear MII Control register, bit  $11 = 0$ .
- Set the software RESET bit 15.
- Assert the hardware RESET pin.

Read or write operations to any MII register, other than MII Control register, while the device is in the standby power-down mode returns unpredictable results. Upon exiting standby power-down mode, the BCM53156XU remains in an internal reset state for 40  $\mu$ s and then resumes normal operation.

#### <span id="page-20-1"></span>**1.5.3.18 Auto Power-Down Mode**

The BCM53156XU can be placed into auto power-down mode. Auto power-down mode reduces device power when the signal from the copper link partner is not present. The auto power-down mode works whether the device is in Autonegotiation Enabled or Forced mode. This mode is enabled by setting bit 5 =1 of Auto Power-Down register. When auto power-down mode is enabled, the BCM53156XU automatically enters the low-power mode when energy on the line is lost, and it resumes normal operation when energy is detected. The energy-detect circuit is always enabled even when a port is in low-power mode. When the BCM53156XU is in auto power-down mode, it wakes up after 2.7s or 5.4s, which determined by bit 4 of Auto Power-Down register, and sends link pulses to the link partner. The BCM53156XU enters normal operation and establishes a link if energy is detected.

**NOTE:** Auto power-down mode is a Broadcom proprietary feature and is based on IEEE standard.

#### <span id="page-20-2"></span>**1.5.3.19 External Loopback Mode**

The External Loopback mode allows in-circuit testing of the BCM53156XU as well as the transmit path through the magnetics and the RJ-45 connector. External loopback can be performed with and without a jumper block. External loopback with a jumper block tests the path through the magnetics and RJ-45 connector. External loopback without the jumper block tests only the BCM53156XU's transmit and receive circuitry. In 1000BASE-T, 100BASE-TX, and 10BASE-T modes, a jumper block must be inserted into the RJ-45 connector to support external loopback. The jumper block should have the following RJ-45 pins connected together:

1------------3 2------------6 4------------7 5------------8

The following six tables describe how the external loopback is enabled for 1000BASE-T, 100BASE-TX, and 10BASE-T modes with and without a jumper block.





#### **Table 4: 1000BASE-T External Loopback Without External Loopback Plug**



#### **Table 5: 100BASE-TX External Loopback with External Loopback Plug**



#### **Table 6: 100BASE-TX External Loopback Without External Loopback Plug**



#### **Table 7: 10BASE-T External Loopback with External Loopback Plug**



#### **Table 8: 10BASE-T External Loopback Without External Loopback Plug**



**NOTE:** To exit the External Loopback mode, a software or hardware reset is recommended.

#### <span id="page-21-0"></span>**1.5.3.20 Full-Duplex Mode**

The BCM53156XU supports full-duplex operation. While in full-duplex mode, a transceiver can simultaneously transmit and receive packets on the cable.

#### <span id="page-21-1"></span>**1.5.3.20.1 Copper Mode**

When auto-negotiation is disabled, full-duplex operation can be enabled using register settings.

When auto-negotiation is enabled, the full-duplex capability is advertised for one of the following, depending on the register settings:

- 10BASE-T
- 100BASE-T
- 1000BASE-T

#### <span id="page-22-0"></span>**1.5.3.21 Master/Slave Configuration**

In 1000BASE-T mode, the BCM53156XU and its link partner perform loop timing. One end of the link must be configured as the timing master, and the other end as the slave. Master/slave configuration is performed by the auto-negotiation function. The auto-negotiation function first looks at the manual master/slave configuration bits advertised by the local PHY and the link partner. If neither PHY requests manual configuration, then the auto-negotiation function looks at the advertised repeater/DTE settings. If one PHY is advertised as a repeater port and the other is advertised as a DTE port, then the repeater port is configured as the master and the DTE port as the slave. Each end generates an 11-bit random seed if the two settings are equal, and the end with the higher seed is configured as the master. If the local PHY and the link partner generate the same random seed, then auto-negotiation is restarted.

If both ends of the link attempt to force the same manual configuration (both master or both slave), or the random seeds match seven consecutive times, then the BCM53156XU sets the Master/Slave Configuration Fault bit in the 1000BASE-T Status register, and auto-negotiation is restarted. This is used to set the BCM53156XU to manual master/slave configuration or to set the advertised repeater/DTE configuration.

#### <span id="page-22-1"></span>**1.5.3.22 Next Page Exchange**

The 1000BASE-T configuration requires the exchange of three auto-negotiation next pages between the BCM53156XU and its link partner. Exchange of 1000BASE-T Next Page information takes place automatically when the BCM53156XU is configured to advertise 1000BASE-T capability.

The BCM53156XU also supports software controlled Next Page exchanges. This includes the three 1000BASE-T Next Pages, which are always sent first. The BCM53156XU automatically generates the appropriate message code field for the 1000BASE-T pages. When the BCM53156XU is not configured to advertise 1000BASE-T capability, the 1000BASE-T Next Pages are not sent.

When the BCM53156XU is not configured to advertise 1000BASE-T capability, the BCM53156XU does not advertise Next Page ability.

#### <span id="page-22-2"></span>**1.5.3.23 XLMAC**

XLMAC is used for the implementation of 10G Ethernet layer for the BCM53156XU. The XLMAC core is designed as a single module, supporting four 10G/2.5G/1G/100M/10M MACs. The basic idea is to have a single core optimized for multi-lane operation to save area and power.

### <span id="page-23-0"></span>**1.5.4 Interdevice Interface**

The BCM53156XU can connect to two types of external devices: another BCM53156XU (cascade) and/or and external processor (CP). The information required for these two application is similar and uses a common header.

The processor can be connected to any port including the internal processor. In Robo terminology, this port is designated as an IMP (internal management port). Frames that are sent to these destinations use the same forwarding rules as any other destination, for example DLIs. There are various ways frames can be directed to each of these destinations including the CFP, ARL, and various filters. Part of the DLI instruction could be to insert the CB tag which provides additional information to aid in processing the frames.

There is one type of IMP header designs which the BCM53156XU supports: CB TAG – 8B CB tag which is inserted directly after the MAC-SA

- This format is parseable via the CT-TAG Ethertype.
- This format might include an optional timestamp with a separate Ethertype.

#### **Figure 2: IMP/CB Header Formats**



The following rules and guidelines are used for:

- All frames on a cascade port will carry the CB tag.
- Traffic on the IMP port may or may not have the CB tag.
- Normal processing (for example, a port is the destination of the frame) can be sent without a tag.
- When a CB receives a frame with a CB TAG, the SPG, SLI, and VSI are reconstituted based on information in the tag. It is presented to the ARL lookups as if the frame was processed by the receive logic.
- There are few exceptions to this i.e. traps, mirroring and directed forwarding.
- After the tag is parsed it is removed.
- **NOTE:** For unicast, multicast, traps, and exception forwarding, it is intended that the source information (SPG, LIN, VSI) is populated in the receive header. This enables the CPU to use this in processing to determine the how to forward the frame. In addition, it is expected the CPU properly sets these fields when it sends a frame to the switch which is sent out.

The Switch to CP and CP to Switch tag formats are purposely defined to be consistent across the IMP and Cascade modes. The forwarding codes (fwd\_op) are defined to allow the hardware to interpret the intended function from the code point regardless of the specific IMP or Cascade type in most cases.

#### <span id="page-24-0"></span>**1.5.4.1 Switch to Control Plane: CB Tag**

This tag is used to communicate information to an attached CPU or cascaded BCM53156XU. The format and fields are defined in the following tables. The tag is attached to frames using editing directives. The directive could be associated with a port (PET table) or DLI. The Ethertype for this tag is taken from a configuration register. The format and fields are defined in [Table 9.](#page-24-1)

#### <span id="page-24-1"></span>**Table 9: Switch to CB TAG Format**



#### **Table 10: Switch to CP Header Format Fields**



The forwarding operation (FWD\_OP) field defines the content of the DEST field and provides information to the CPU regarding why the frame was delivered. The DEST field in the header is overlay with number of meanings summarized in the following table.





<span id="page-25-0"></span>a. For FWD OP = 2 the DEST is defined as an EXCEPTION following the encoding shown in [Figure 23.](#page-90-1)

Here are some notes on processing frames at the CPU/Cascaded Device:

- The CB tag is removed on ingress.
- If fwd\_op = 0x0 and DLLI is zero, a valid destination was not determined by the switch (DLF destination lookup failure).
- **Flooding uses a multicast forwarding with a zero DG. In this case, the flooding map (pg\_map) comes from the VSIT** based on the VSI in the frame (or LIN2VSI).
- Multicast is handled by used the DG as multicast group.
- For FWD\_OP = 2 the encoding the DEST field is used to identify the type of frame (SA-Learn, Mirror, TRAP). The encoding follows the EXCEPTION space shown in [Figure 23.](#page-90-1)
- The DEV field must be preserved if the frame is sent to a CPU with CB\_TAG. This allows the CPU to determine which of the two devices the originated exception frame.
- SA learning and SA movement traps are converted to cascaded version of the trap and the {vsi, smac} is inserted in the ARL table if possible.
- Mirror implies the frame was mirrored or sampled; the mirror\_group is extracted from the DEST field and the mirror is handled group gives further information or will be used by a cascaded BCM53156XU to process the mirror.
- SA learn packets will be locally learned and converted to local cascaded traps for cascade processing.

The trap packet uses the trap\_group to process the frame. Note this is the only format that has a SPP versus a SPG.

#### <span id="page-26-0"></span>**1.5.4.2 Switch to Control Plane: Time Stamp Tag**

This section describes the tag used from the switch to CPU to send the time stamp. This tag is added using an egress editing directive. The format and fields are defined in the following tables. The Ethertype for this tag is taken from a configuration register.

#### **Table 12: Egress CB TS Tag**



The Ethertype is taken from a software configured register. Timestamp is the 48 bit value sampled at Start of Packet when the frame arrived.

#### <span id="page-26-1"></span>**1.5.4.3 Control Plane to Switch: CB Tag**

This section describes the tag used from the Control Plane to Switch. The fields are the same as the Switch to CP format described above. Normal frame processing (Unicast, Multicast, and Flooding) rely on the SPG, T and N\_VSI field being set properly by the CPU. As noted before, this fields will be valid for frames received by the CPU. It is therefore possible, to direct this frame to a DLI by simply populating the DLI, FWD\_OP and sending the frame back into the switch using this format. The following notes apply to sending frames from the CPU:

- To send a Unicast frame out a port group ; Frame learned by ARL and egress edits ARE applied:
	- Set FWD\_OP=0 to Unicast Directed Forwarding
	- Set DEST = DLLI frame will be forwarded based specified DLI
	- Set T, SPG, N\_VSI frame will be learned in this context
- To send a Unicast frame out a physical port without any checks (VLAN membership, STP, or filters); Frame is not learned by ARL and egress edits ARE NOT applied:
	- Set FWD\_OP=0 to Unicast Directed Forwarding
	- $-$  Set DEST = 0
	- Set LBH/DPP field to desired port (DPP); Note this is the only format that has a DPP vs DPG.
- To send a frame to a multicast group:
	- Set FWD\_OP=1 to Multicast Directed Forwarding;
	- Set DEST to DG frame will be forwarded based specified DLI
	- Set T, SPG, N\_VSI the SLLID to SLLID for frame will be derived from these fields for source port knock-out.
	- To send a frame and have the switch forward the frame; Frame is learned by ARL:
	- Send the frame without the IMP/CP tag

### <span id="page-27-0"></span>**1.5.5 MIB Engine**

The MIB Engine is responsible for processing status words received from each port. Based on whether it is a receive status or transmit status, appropriate MIB counters are updated. The BCM53156XU implements 66 MIB counters on a per-port basis. MIB counters can be categorized into three groups: receive-only counters, transmit-only counters, and receive or transmit counters. This latter group can, as a group, be selectively steered to the receive or transmit process on a per-port basis. The section below describes each individual counter.

The BCM53156XU offers the MIB snapshot feature per port. A snapshot of a selected port MIB registers can be captured and available to the users while MIB counters are continuing to count.

#### <span id="page-28-0"></span>**1.5.5.1 MIB Counters**

All counters can be read/write access. The reset values are all zero.

#### **Table 13: Receive MIB Counters (per port)**



#### **Table 13: Receive MIB Counters (per port) (Continued)**



 $\Gamma$ 

#### **Table 14: Transmit MIB Counters**



#### **Table 14: Transmit MIB Counters (Continued)**



### <span id="page-32-0"></span>**1.5.6 Integrated High-Performance Memory**

The BCM53156XU embeds a high-performance SRAM for storing packet data and associated metadata.

The integrated memory is 1 MB and can be flexibly partitioned into a packet buffer region, and a region available to the M7/ 8051 for instruction/data memory as well as storage for packets forwarded to the CPU (UM mode is restricted by OTP to only 128 KB of the 1 MB of memory). The BCM53156XU M7 processor also has 32 KB ITCM, 64 KB DCTM, 16 KB I-Cache, and 16 KB D-Cache.

In addition, instead of the IVM and EMV, the following tables exist:

- **Logical Interface Mapper (LIM): 2K entry hash table to support virtual ports and double-tagged frames, etc.**
- VSI Tag Control (VTC): 4K entry with per port controls for egress edits

This eliminates the need for external memory and allows for the implementation of extremely low-cost systems.

The internal RAM controller efficiently executes memory transfers and achieves nonblocking performance for stand-alone 8-port applications and for applications with up to 10 ports and 19 Gb/sthroughput.

### <span id="page-32-1"></span>**1.5.7 Robo 2 Switch Core**

The core of the BCM53156XU devices is a cost-effective and high-performance switch controller. The controller manages packet forwarding between the MAC receive and transmit ports through the frame buffer memory with a store and forward architecture. The switch controller encompasses the functions of buffer management, memory arbitration, and transmit descriptor queuing.

#### <span id="page-32-2"></span>**1.5.7.1 Buffer Management**

The frame buffer memory is divided into pages (units of data consisting of 256 bytes each). Each received packet may be allocated more than one page. For example, six pages are required to store a 1522-byte frame. Frame data is stored in the buffer memory as the packet is received. After reception, the frame is queued to the egress port(s) transmit queue. This list tracks the transmission of the packet. After successful packet transmission, the buffer memory is released to the free buffer pool.

#### <span id="page-32-3"></span>**1.5.7.2 Memory Arbitration**

Processes requesting access to the internal memory include the receive and transmit frame data handlers, egress descriptor update, and output-port queue managers. These processes are arbitrated to provide fair access to the memory and minimize the latency of critical processes to provide a fully nonblocking solution.

#### <span id="page-32-4"></span>**1.5.7.3 Transmit Output Port Queues**

Frames are maintained in the egress port using a linked list. Two levels of linked lists are used to maintain one output queue (see Figure 3). The first level is the TXQ linked list, and the second level is the buffer tag linked list. The TXQ linked list is used to maintain frame TC order for each port. For each frame, the buffer tag linked list is used to maintain the order of the buffer pages corresponding to each frame.

Each egress port supports up to eight transmit queues for servicing Quality of Service (QoS). All eight transmit queues share the all entries of the TXQ table. The TXQ table is maintained as a linked list, and each node in the TXQ uses one entry in the TXQ table.

When the QoS function has been turned off, the switch controller maintains one output queue for each egress port. The TXQ table is maintained in a per-port individual internal memory. Each node in the queue represents a pointer that points to a frame buffer tag. Each buffer tag includes frame information and a pointer to the next buffer tag. Each buffer tag has an associated page allocated in the frame buffer. For a packet with a frame size larger than 256 bytes, multiple buffer tags are required. For instance, a 9720-byte jumbo frame requires 38 buffer tags for handling the frame.





# <span id="page-33-0"></span>**1.6 Notational Conventions**

The following notational conventions are used in this document:

- Signal names are shown in uppercase letters (such as DATA).
- $\blacksquare$  A bar over a signal name indicates that it is active low (such as CE).
- In register and signal descriptions, [n:m] indicates a range from bit n to bit m (such as [7:0] indicates bits 7 through 0, inclusive).
- The use of R or Reserved indicates that a bit or a field is reserved by Broadcom for future use. Typically, R is used for individual bits and Reserved is used for fields.
- Numerical modifiers such as K or M follow traditional usage (for example, 1 KB means 1,024 bytes, 100 Mb/s [referring to fast Ethernet speed] means 100,000,000 b/s, and 133 MHz means 133,000,000 Hz).

# <span id="page-34-0"></span>**Chapter 2: Features and Operation**

### <span id="page-34-1"></span>**2.1 Overview**

The BCM53156XU switches include the following features:

- [ARM Cortex-M7 Core](#page-35-0)
- [Software Reset](#page-35-1)
- **[Jumbo Frame Support](#page-35-2)**
- [AutoDOS](#page-35-3)
- [AutoVOIP](#page-36-0)
- [AutoQoS](#page-37-0)
- **[Auto LoopDetect](#page-37-4)**
- **[Auto IGMP Snooping](#page-38-2)**
- **[Cascading](#page-39-3)**
- [Cable Diagnosis](#page-39-4)
- **[Power-Saving Modes](#page-40-0)**

The following sections discuss each feature in more detail.

# <span id="page-35-0"></span>**2.2 ARM Cortex-M7 Core**

The BCM53156XU integrates a low-power and high-performance ARM Cortex-M7 processor core with a clock speed of up to 400 MHz. The ARM Cortex-M7 core includes integrated 16 KB two-way set-associative I-Cache and 16 KB four-way setassociative D-Cache. The BCM53112/BCM5315X/BCM5316X also supports a 32 KB ITCM and 64 KB DTCM.

# <span id="page-35-1"></span>**2.3 Software Reset**

The BCM53156XU provides software resets. Software resets can be triggered by setting the register.

**NOTE:** Software reset sets all the register to the default values. Software reset does not latch in the strap pin values, but the previous latched strap pin values are retained.

# <span id="page-35-2"></span>**2.4 Jumbo Frame Support**

The BCM53156XU can receive and transmit frames of extended length on ports linked at Gigabit speed. Referred to as jumbo frames, these packets are longer than the standard maximum size, but shorter than 9728 bytes.

Jumbo packets can be received or forwarded to 1000BASE-T, and 2.5G, and 10G linked ports that are jumbo-frame enabled.

Up to 38 buffer memory pages are required for storing and the longest allowed jumbo frame. While there is no physical limitation to the number of ports that can be jumbo enabled, it is recommended that no more than two be enabled simultaneously to ensure system performance. There is no performance penalty for enabling additional jumbo ports beyond the potential strain on memory resources that can occur due to accumulated jumbo packets at multiple ports.

# <span id="page-35-3"></span>**2.5 AutoDOS**

The Automatic Denial-Of-Service (AutoDOS) feature detects potential DOS attacks and drops suspected incoming packets to defeat the attack. There are several possible DOS attacks that are identified based on simple classification rules that are applied to the incoming packet. Those rules, or a subset of them, must be selected for detection and dropping in unmanaged mode. [Table 15](#page-35-4) lists the DOS related classification rules that we support.



<span id="page-35-4"></span>
#### **Table 15: DOS Prevention Supported in UM (Continued)**



The AutoDOS feature needs to be enabled in the configure command interface along with the set of rules that the customer would like to activate.

# **2.6 AutoVOIP**

The Automatic Voice-Over-IP (AutoVOIP) feature detects likely VOIP streams and assigns high priority to the associated packets. The purpose is to provide better quality of service to VOIP traffic flows that are sensitive to frame delay and thus influenced by lower qualities of service. When talking on a voice-over-IP phone, a user expects to have no interruptions in the conversation and excellent voice quality. The concept is to assume that packets going to or from an IP phone vendor's equipment are likely VOIP packets, and this distinction is done based on MAC OUI field (the highest order 24 bit of the MAC Source Address). Internally, the packets with matching OUIs are assigned to traffic class (TC) of 4.

The following table lists the eight OUIs IP phone vendors which are configured for Auto VOIP by default and will be functional when AutoVOIP feature is turned on.

#### **Table 16: Default Vendor OUIs Supported**



# **2.7 AutoQoS**

Automatic Quality-Of-Service (AutoQOS) feature supports changing the scheduling policy at egress, enabling flow control and setting up flood limiting for broadcast, unknown unicast and multicast streams (also known as BUM traffic). Each of these features is explained in the following sections.

### **2.7.1 Egress Scheduling**

The UM software allows users to set an egress scheduling algorithm for each queue, on each port. Scheduling can be set to either Strict Priority (SP) or Weighted Round Robin (WRR) on each port queue.

Under strict priority, a higher numbered queue is completely served before serving other lower numbered queues. In WRR, each queue is served depending on the weights specified for each queue. The WRR defaults weights are set to 1:1:2:2:4:4:8:8 weight values corresponding to queue0 to queue7. The weights for WRR can be set in range 1 to 255. Setting a weight value of zero for any queue configures strict priority for that particular queue on the specified port.

### **2.7.2 Flow Control**

The UM software supports 802.1x PAUSE generation on enabling the AutoQoS feature. By default, Avenger responds to PAUSE frames even without enabling any AutoQoS feature. Once the AutoQoS feature is enabled, there is a separate command to enable PAUSE generation. The Avenger generates 802.1x PAUSE frames with a SMAC of 02:00:00:00:00:00.

## **2.7.3 Flood Limiting**

The BCM53156XU UM supports a storm control/flood limit feature using forwarding meters. This provides the ability to control the rate at which broadcast, multicast, and unknown unicast packets are received. Users can set a threshold receive rate for each of the mentioned traffic type on per port basis. If the receive rate of any of the mentioned traffic type is more than the threshold set, the excess packets are dropped.

This feature is implemented in UM as SrTCM (Single rate Three Color Marking) meters defined in RFC2697 which expects users to provide Committed Information Rate (CIR) along with Committed Burst Size (CBS) and Excess Burst Size (EBS). By default, none of the meters are configured and the user must configure a profile and add it to a meter by using config commands.

UM allows users to configure 31 different profiles and assign them to a meter for a particular traffic type on a per port basis.

# **2.8 Auto LoopDetect**

This feature is a non-spanning tree loop detect. The purpose is to provide effectively an indication (LED) of a loop, optionally disable the port, and expect that someone else will eliminate that loop (usually manually). The process is to send a Loop Detect PDU, periodically, based on a timer.

Loopdetect PDU format:





The source MAC address for the loopdetect PDU should be set along with config command for enabling auto loopdetect.

### **2.8.1 Auto Loop Detect Configurations**

Each port may be enabled to send Loop Detect PDUs. The loop detect feature may be globally enabled. The loopdetect PDUs are transmitted at the interval of "5" seconds.

### **2.8.2 Port Shutdown Feature**

The port shutdown feature will disable the port when a loop detect PDU sourced from this device returns. The feature will re-enable the port to test if the loop is still active.The desired functionality is:

- 1. Detect the port with loop.
- 2. Shut down the loop port. Set LED to show the port with loop.
- 3. After X minutes, re-enable the looped port (X is initially 2 minute).
- 4. Check for loop again.
- 5. If a loop is found, goto 2 (set X to 2X (max = 1024 mins)).
- 6. If a loop is no longer active, re-enable looped port and return port LED to normal operation (set X to 2 min).

# **2.9 Auto IGMP Snooping**

IGMP snooping feature allows the BCM53156XU/BCM53158XU/BCM53161XU switch to listen on IGMP traffic exchanged between routers and hosts in the network. By listening, the switch learns the multicast information and program the switch hardware with multicast groups and the ports associated with them.

### **2.9.1 General IGMP Snooping**

By default the switch floods the multicast traffic to all the ports in the broadcast domain. IGMP snooping feature tracks the multicast routers and the hosts interested in receiving the traffic for multicast groups. It uses this learned information to program the switch to forward the traffic for a specific multicast address on the interested ports rather than broadcasting to the entire domain. The maximum number of multicast groups supported is 64.Standards

The snooping implementation is based on the IETF RFC 4541. It supports the IGMPv1, IGMPv2, and IGMPv3 protocols.

- IGMPv1 (RFC 1112): Supports processing of all IGMPv1 messages. IGMPv1 does not send the explicit Leave message; the switch software removes the group membership information when the group membership interval expires.
- IGMPv2 (RFC 2236): Supports processing of all IGMPv2 messages. For the Leave messages, instead of immediately removing the group waits for the default interval expiry.
- IGMPV3 (RFC 3376): Supports the processing of IGMV3 messages, but ignores the source addresses as the switch does not support Source Specific Multicasting (SSM). If the host is interested to receive for a multicast group coming from a specific source, the switch does not support it. Instead it allows the traffic from all the sources to the host for that multicast group.

### **2.9.2 Static Multicast Router Interface**

This feature allows static multicast router interface configuration. When an interface is configured as multicast router interface, all the IGMP report and leave messages will be sent out on the configured interface. Unlike dynamically learned multicast router interfaces, the configured ones will never expire.

### **2.9.3 Block Unknown Multicast Interface**

This feature allows configuring the behavior of unlearned multicast traffic. If it is configured as 1 (TRUE), it drops all unlearned multicast traffic on all the ports. By default it is zero, which allows the flooding of unlearned multicast traffic.

### **2.9.4 Leave Implementation**

Multicast groups are not removed immediately after IGMP leave messages are received. Instead waits for the configured leave time out or the max response time in the next group specific query message from the multicast routers. Implementation uses the minimum of these two values, for removing the groups. If the leave time out is configured as zero, then the multicast group is removed immediately after the IGMP leave is received.

# **2.10 Cascading**

UM Advanced supports cascading of two BCM53156XU chips together to increase port count. The setup works as if a single high port count switch. One Avenger is primary and another is secondary based on the strap settings. The strap setting on primary is configured to a value corresponding to cascading enabled - primary and secondary device to cascading enabled – secondary. The primary Avenger is responsible for configuring both devices and is configured to boot from the M7 from flash.

These devices are connected with a SPI interface. The hardware supports memory mapping model across this interface to facilitate using the same drivers for local and remote devices. One port from each BCM53156XU is connected to facilitate packet switching across the BCM53156XU units. Customer can also configure a static LAG across any two ports (preferably 10G interfaces) in each BCM53156XU to achieve non-blocking operation.

By default, no ports are configured for cascading.

**NOTE:** The avenger adds 8 byte header to the frame transmitted on cascading ports.

# **2.11 Cable Diagnosis**

UM Advanced supports Cable diag on internal GPHY ports via Enhanced Cable Diag functionality provided in phy. The cable diag feature can be initiated either through config command or through GPIO pins.

If config command is used to run the cable diags, then cable diags will run during switch init only. It can also be executed through GPIO pins on need basis. It takes approximately two seconds to run cable diags and print the results.

The config command to run the cable diags is described under section 3.2.8.

The result from Enhanced Cable Diags can be one of the following five :

- ECD busy ECD engine is busy, not able initiate cable diags
- ECD time out Cable diag initiated but not completed successfully in given time.
- Invalid Cable diag completed successfully, but result is invalid.
- Fault Cable diag completed successfully, one/more pairs have fault.
- No Fault Cable diag completed successfully, all 4 pairs are terminated properly.

In case of ECD busy result, the cable diag will stop running immediately. In case of any other result, the cable diag will continue to run on remaining ports.

The Fault result indicates that one/more pairs of the port have one of the following three faults:

- Open
- Intra short
- Inter short (cross talk)
- **NOTE:** Any traffic flowing through the ports under cable diag will be disrupted for the duration of diagnostics, hence it is not recommended to run cable diags with traffic flowing.

## **2.12 Power-Saving Modes**

The BCM53156XU offers different power savings modes for different operating states. All the power saving scheme are implemented without any external CPU requirement.

The various power savings modes are:

- **Auto Power Down mode:** This is a stand alone PHY feature which is enabled by a register bit setting. The PHY shuts off the analog portion of the circuitry when cable is not connected or the link partner power is down.
- **Energy Efficient Ethernet (EEE) mode:** Energy Efficient Ethernet is IEEE 802.1az, an extension of the IEEE 802.3 standard. IEEE defines support for the PHY to operate in Low Power Idle (LPI) mode. When enabled, this mode supports QUIET times during low link utilization, allowing the both sides of link to disable portions of each PHY's operating circuitry and save power.

**NOTE:** The EEE function is for the GPHY port only

### **2.12.1 Auto Power Down Mode**

Auto Power Down mode saves PHY power consumption while the link is down. When the user enables the Auto Power Down mode through a PHY register bit setting, the PHY goes into the power savings mode automatically whenever it is in linkdown state. During the Power Down state, the PHY wakes up every 2.7 or 5.4 seconds, depending on the register settings, and checks for a link signal. If no link signal is detected, then the PHY goes back to Power Down state, or the PHY wakes up and resumes the link process.

Automatic Power Down mode applies to the following conditions:

- 1. Cable is plugged in, but the link partner is shut down (for example, when a PC is off), so the port is in link down state.
- 2. Cable is unplugged, so the port is in link down state.

### **2.12.2 Energy Efficient Ethernet Mode**

Energy Efficient Ethernet (EEE) power savings mode saves PHY power consumption while the link is up but when extended idle periods may exist between packet traffic. In EEE power savings mode PHY power consumption is scalable to the actual bandwidth utilization. The PHY can go in to "Quiet" mode (low-power idle mode) when there is no data to be transmitted. This feature is based on the latest IEEE 802.3az standard. The EEE supporting capability of the link partner is a must for this feature to work, and the discovery of the capability is during auto-negotiation through Link Layer Discovery Protocol (LLDP). This EEE feature is an embedded PHY feature and no external CPU is required.

In this mode, the MAC determines when to enter low power mode by examining the state of the transmit queues associated with each MAC. Four simple adjustments (settings) are used to trigger (optimize) the behavior of EEE control policy. These adjustments are:

- Two-part sleep delay timer
- **Minimum low-power idle duration timer**
- **Nake transition timer**

The two-way communication between the PHY and its link partner is required for the PHY to achieve the power savings on both sides. The transmit PHY sends a sleep symbol to the link partner, and the link partner enters low power state. When the transmit PHY sends a wake symbol, the regular packet transfer mode resumes.

# **Chapter 3: Applications and Configuration**

# **3.1 Overview**

The BCM53156XU supports unmanaged, web managed, and fully managed modes of operation. Each of these modes is discussed in more detail in the following sections.

# **3.2 Unmanaged Applications (UM)**

UM operation is an out-of-box operation. When power is applied to the box, it will initialize and forward frames without any other configuration or external interaction. This configuration uses the integrated M7 CPU. The device automatically forwards frames after power is applied. The configuration of the system is static and completely contained within the Flash. Figure 4 provides an overview of the SKUs supported.

#### **Figure 4: Unmanaged Applications**



### **3.2.1 Unmanaged Base Configuration**

The basic unmanaged configuration is the simplest possible application for BCM53156XU. In this case, only the internal PHY are used (8x1G). Figure 5 depicts the unmanaged base configuration.

#### **Figure 5: Basic Unmanaged Configuration**



The operational processors are the internal 8051 and integrated M7 CPU. The 8051 recognizes OTP and activates the M7. AVS and the rest of the Unmanaged software is running on the M7. An external Flash is required for AVS and is also used for optional customer configuration or bug fixes. Table 17 shows the valid straps and OTP in this configuration.

**Table 17: Basic Unmanaged OTP and Strap Configuration**

<b>OTP Feature</b>	<b>Values</b>	<b>Strap Feature</b>	<b>Values</b>
XFI Disable	Enabled (off)	M7 Boot src	M7 Flash
<b>QSMII Disabled</b>	Enabled (off)	Enable_qspi	<b>Disable</b>
<b>ARL SIZE</b>	<b>8K Entries</b>	Cascading config	Stand-alone, hardware forwarding.
<b>LIM Disable</b>	Enabled (off)		-
<b>CFP Disable</b>	Enabled (off)		—
Robo 2 switch Buffer Size <sup>a</sup>	512-8K PB, 8 KB 8051		-
<b>RGMII Disable</b>	Disabled (on)		-
<b>GPHY Disable</b>	Disabled (on)		-
1G Disable	Disabled (on)		-

a. All SKUs for UM mode are restricted by the OTP to only 128 KB of the 1 MB of memory.

The embedded 8051 is responsible for the following features in this mode:

- **Processing of straps and OTP configurations (ROM CODE)**
- 8051 enters sleep mode and periodically runs link scan and error code (ROM CODE)

The integrated M7 CPU is responsible for the following features in this mode:

- AVS mechanism running (M7 Flash code)
- Basic unmanaged configuration of the switch core (M7 Flash code)
- Enabling internal PHYs (M7 Flash code)
- Enable forwarding (ROM CODE)
- Periodically runs link scan and error code (M7 Flash code)

### **3.2.2 Unmanaged with Advanced Features**

The unmanaged applications have four value added features: AutoVOIP, AutoDOS, AutoQoS, and AutoLoopDetect. These four features require an external SPI Flash to hold the configuration and program data for the integrated M7 CPU. The following is a list of functions performed:

- **Processing of straps and OTP configurations (ROM CODE)**
- AVS mechanism running (M7 Flash code)
- Basic unmanaged configuration of the switch core (M7 Flash code)
- Enabling AutoVOIP, AutoDOS, and AutoQoS configuration (M7 Flash code)
- Enabling internal PHYs (M7 Flash Code)
- Enable forwarding (M7 Flash Code)
- Vectoring (executing from Flash) to AutoLoopDetect Application Code or enters sleep mode (M7 Flash code)
- Periodically runs link scan and error code (ROM CODE)

### **3.2.3 High-Speed Unmanaged**

The internal SerDes or external devices (PHY, PSE, etc.) require additional code space and complexity. Figure 6 on page 45 provides a sample configuration of this application with external PSE, 10G, and 1G copper PHYs.

#### **Figure 6: High-Speed Unmanaged**



Table 18 describes the values for the valid OTP and strap settings.

#### **Table 18: High-Speed Unmanaged OTP and Strap Configuration**



#### **Table 18: High-Speed Unmanaged OTP and Strap Configuration (Continued)**



a. All SKUs for UM mode are restricted by the OTP to only 128 KB of the 1 MB of memory.

In this mode, the advanced 'auto' features are also available. The M7 Flash code in this case implements the following features:

- **Processing of straps and OTP configurations (ROM CODE)**
- Basic unmanaged configuration of the switch core (M7 Flash CODE)
- Configuration of the internal SerDes (M7 Flash Code)
- Configuration of external PHYs, PSE, etc. (M7 Flash Code)
- Enabling AutoVOIP, AutoDoS, AutoQoS, AutoLoopDetect configuration (M7 Flash Code)
- Play out customer specific configuration from to both internal and external devices ( $I^2C$ , MDIO) (M7 Flash Code)
- Enabling internal PHYs (M7 Flash Code)
- Enable forwarding (M7 Flash Code)
- Vectoring (executing from Flash XIP) to AutoLoopDetect Application Code or enters sleep mode (M7 Flash Code)
- Periodically runs link scan and error code (ROM CODE)

### **3.2.4 Unmanaged Cascade Support**

In this application, two BCM53156XU are connected together to provide more ports to the system. There are two different configurations shown. [Figure 7](#page-46-0) shows the first, which is a blocking configuration that provides 16x1G port.

[Figure 7 on page 47](#page-46-0) has a similar configuration, except a LAG is used across the 10G interface between two BCM53156XU to achieve non-blocking operation.

#### <span id="page-46-0"></span>**Figure 7: Unmanaged Nonblocking 16G Solution**



Table 19 describes the values for the valid OTP and strap settings.

#### **Table 19: High-Speed Unmanaged OTP and Strap Configuration**



a. All SKUs for UM mode are restricted by the OTP to only 128 KB of the 1 MB of memory.

In this mode, the advanced 'auto' features are also available. In this system, there are two BCM53156XU where one is the primary and one is the secondary based on a strapping. The primary BCM53156XU is responsible for configuring both devices. These devices are connected with an SPI interface. The hardware supports memory mapping model across this interface to facilitate using the same drivers for local and remote devices. External devices, such as PHYS and PSE are connected to the Primary BCM53156XU.

The M7 Flash code on the primary BCM53156XU implements the following features:

- **Processing of straps and OTP configurations (ROM CODE)**
- Basic unmanaged configuration of the switch core (M7 Flash code)
- Configuration of the SerDes on Primary (M7 Flash code)
- Configuration of cascade on Primary (M7 Flash code)
- Configuration of the SerDes on Secondary (M7 Flash code)
- Configuration of cascade on Secondary (M7 Flash code)
- Configuration of external PHYs, PSE, and so forth (M7 Flash code)
- Enabling AutoVOIP, AutoDoS, and AutoQoS configuration (M7 Flash code)
- Play out customer specific configuration from Flash to both internal and external devices ( ${}^{12}C$ , MDIO) (M7 Flash code)
- Enable internal PHYs on Primary (M7 Flash code)
- Enable internal PHYs on Secondary this is via the MDIO on in the secondary device (M7 Flash code)
- Enable external PHYs (M7 Flash code)
- Enable forwarding on both Primary and Secondary devices (M7 Flash code)
- Vectoring (executing from flash) to AutoLoopDetect Application Code or enters sleep mode (M7 Flash code)

The M7 on the secondary BCM53156XU device implements the following features:

- **Processing of straps and OTP configurations (ROM CODE)**
- Basic unmanaged configuration of the switch core (M7 Flash code)
- Identified as secondary based on straps (M7 Flash code)
- Does NOT enable PHYS or unmanaged forwarding (M7 Flash code)

# **Chapter 4: Software Components**

This section describes on of the software components the will run on the BCM53156XU. This is not an exhaustive list.

# **4.1 8051 and M7 Running Environment**

The operating environment is a bare metal environment. The following is list of components in the ROM environment:

Running on the 8051:

■ SKU/OTP/Strap processing (ROM) – Process straps, OTP and SKUS options.

Running on the M7:

- **AVS** mechanism
- Based device setup (ROM) Configures PLL, clocks, and central memory.
- Basic Unmanaged Configuration (ROM) Configures the Robo 2 switch core for default unmanaged configuration.
- Internal GPHY configuration (ROM) Configures and enables GPHY ports.
- Link scan/error handling (ROM) handles links going up and down as well and any errors (ECC).

The following are advanced unmanaged features:

- Advanced registered playback Reads register play-back data from the QSPI Flash and applies it to the device and external components via MDIO and I<sup>2</sup>C.
- AutoVOIP/AutoQoS/AutoDOS Configures these features (that is, OUI and voice VLAN) from flash.
- AutoLoopDetect Operation code which performs autoloopdetect feature. This runs from flash.

# **4.2 M7 Operating System Environment**

The M7 uses an operating system environment based on OpenRTOS/FreeRTOS. The following is a list of features:

■ ARM CMSIS-Driver (ARM) – Portable device driver infrastructure.

# **4.3 Unmanaged Application**

Figure 8 shows the basic unmanaged software components.

#### **Figure 8: Unmanaged Software Components**



# **Chapter 5: System Interfaces**

## **5.1 Overview**

The BCM53156XU include the following interfaces:

- [Copper Interface](#page-50-0)
- **[Frame Management Port Interface](#page-50-1)**
- **[SerDes Interface](#page-51-0)**
- **[Configuration Pins](#page-51-1)**
- **[Programming Interfaces](#page-51-2)**
- **LED** Interfaces
- [Digital Voltage Regulator \(LDO\)](#page-64-0)

Each interface is discussed in detail in these sections.

# <span id="page-50-0"></span>**5.2 Copper Interface**

The internal PHYs transmit and receive data using the analog copper interface. This section discusses the following topics:

- **[Auto-Negotiation](#page-50-2)**
- [Lineside \(Remote\) Loopback Mode](#page-50-3)

### <span id="page-50-2"></span>**5.2.1 Auto-Negotiation**

The BCM53156XU negotiate a mode of operation over the copper media using the auto-negotiation mechanism defined in the IEEE 802.3u and IEEE 802.3ab specifications. When the auto-negotiation function is enabled, the BCM53156XU automatically choose the mode of operation by advertising its abilities and comparing them with those received from its link partner. The BCM53156XU can be configured to advertise the following modes:

- 1000BASE-T full-duplex and/or half-duplex.
- 100BASE-TX full-duplex and/or half-duplex.
- 10BASE-T full-duplex and/or half-duplex.

The transceiver negotiates with its link partner and chooses the highest common operating speed and duplex mode, commonly referred to as highest common denominator (HCD). Auto-negotiation can be disabled by software control, but is required for 1000BASE-T operation.

### <span id="page-50-3"></span>**5.2.2 Lineside (Remote) Loopback Mode**

The lineside loopback mode allows the testing of the copper interface from the link partner. This mode is enabled by setting bit 15 of the Miscellaneous Test register. The MDI receive packet is passed through the PCS and sent back out as the MDI transmit packet. The PCS receive data appears on the internal MAC interface.

# <span id="page-50-1"></span>**5.3 Frame Management Port Interface**

The dedicated frame management port provides high-speed connection to transfer management packets to an external management agent. For more information about frame management, see ["Interdevice Interface" on page 24](#page-23-0). The port is configurable to RGMII using strap pins or software configuration.

**NOTE:** The Frame Management port interface supports only full-duplex mode.

The BCM53156XU supports EEE features for external PHYs connected on the IMP and GMII (port5) only through the GMII interface.

### **5.3.1 RGMII Interface**

The Reduced Gigabit Media Independent Interface (RGMII) serves as a digital data interface between the BCM53156XU and an external management entity or an external PHY to provide additional data port capacity. Transmit and receive data is clocked on the rising and falling edge of the clocks. This reduces the number of data signals crossing the MAC interface without affecting the data transmission rate. The RGMII transmits data synchronously using the TXD[3:0] and RXD[3:0] data signals. The BCM53156XU offers either 2.5V or 1.5V RGMII interface with an external device.

## <span id="page-51-0"></span>**5.4 SerDes Interface**

The BCM53156XU provides + 1x XFI interfaces.

# <span id="page-51-1"></span>**5.5 Configuration Pins**

Initial configuration of the BCM53156XU takes place during power-on/reset by loading internal control values from hardware strap pins. The value of the pin is loaded when the reset sequence completes, and the pin transitions to normal operation. Pull-up or pull-down resistors can be added to these pins to control the device configuration. If the pins are left floating, the default value is determined based on the internal pull-up or pull-down configuration. See ["Signal Descriptions" on page 69](#page-68-0) for additional information.

# <span id="page-51-2"></span>**5.6 Programming Interfaces**

The BCM53156XU can be programmed using the SPI interface. The interfaces share a common pin set that is configured using the strap pin. The ["SPI Interface"](#page-51-3) provides access for a general-purpose microcontroller, allowing read and write access to the internal BCM53156XU register space. It is configured to be compatible with the Motorola Serial Peripheral Interface (SPI) protocol.

An explanation follows for using the serial interface with an SPI-compatible CPU [\("SPI Interface"](#page-51-3)). Either mode can be selected with the strap pin. Either mode has access to the same register space.

### <span id="page-51-3"></span>**5.6.1 SPI Interface**

One way to access the BCM53156XU internal registers is to use the SPI-compatible interface. This four-pin interface is designed to support a fully functional, bidirectional Motorola serial peripheral interface (SPI) for register read/write access. In addition, there is another SPI master for cascading configuration. The maximum speed of operation is 25 MHz.

### **5.6.2 SPI Slave**

The SPI2 is a four-pin interface that comprises the following:

- SS2 Slave select is used to signal start, end of transaction by the master.
- SCK2 Slave Clock driven by Master.
- MOSI2 Master output/slave input is used to send command, address and write data from the master. Data is received by slave one bit per clock; the endian-ness is Big endian.
- MISO2 Master input/slave output is used to send read data from Slave. Data is sending one bit per clock, the endianness is Big endian.
- **NOTE:** In the BCM53156XU, the maximum SPI slave SCK frequency can be 25 MHz when the internal clock is 400 MHz and 20 MHz when internal the clock is 200 MHz.

#### **5.6.2.1 SPI Transactions**

In the idle state, the SSN should remain high and the SCK should be low. The master driving the SSN low indicates the start of the transaction. The SSN is held low until the end of the transaction. The clock is given by the master only when the SSN is low. The MOSI is used by the master to send the command, read the address, write the address, and write Data. The MISO is used to send back read data and status from the slave.

#### **5.6.2.1.1 Clock Polarity and Phase**

#### **Figure 9: CPOL and CPHA**



The CPOL are used to specify the base value of SCK, such as, value of SCK when in an idle state. The CPHA specifies the edges at which the data needs to be launched and captured. CPHA = 0 means transmitting data on the active to an idle state transition of SCK and capturing it on idle to active state transition. CPHA = 1 means transmitting data on the idle to active state transition of SCK and capturing it on active to idle state transition.

The SPI slave in the BCM53156XU supports mode 1 (CPOL = 0/CPHA = 1) only on the A1 version. No other combination is supported. The SCK is low when idle. Transmit data is on the positive edge and receive is on the negative edge of SCK.

The SPI slave in the BCM53156XU supports mode 1 (CPOL = 0/CPHA = 1) and mode 3 (CPOL = 1/CPHA = 1) on the B0 version. The default configuration is mode 3 support and can change to mode 1 support through a software override.

#### **5.6.2.1.2 Fields**

The following fields are used by SPI in BCM53156XU.



#### **Table 20: Fields used in SPI**

#### **5.6.2.1.3 Command Word Format**

Every transaction starts with the SSN going low. The first field after the SSN going low is the command. Multiple command word fields cannot exist in the same transaction. An 8-bit command word is used in the SPIS. The organization of the command word is as shown in Table 21 on page 54.

#### **Table 21: Command Word Format**



To avoid confusion, read and write are termed as operations, while a transaction starts with SSN (active) going low and ends when the SSN goes high. A read or write operation may contain one or more transactions. The first field (in this case byte) is the command word.

#### **5.6.2.1.4 Burst Length**

Burst length is specified by the "blen" field in the command word for both read and write. Burst length is defined as follows:

Burst\_length = blen[2:0]+1.

One burst equals 4 bytes. Write/read data needs to always be in multiples of 4 bytes.

#### **5.6.2.1.5 Supported Transactions**

The SPI slave supports the following transactions, encoded using txn[3:0] as shown in Table 22.

#### **Table 22: Transactions**



#### **Table 22: Transactions (Continued)**



The total outstanding for both read and write is eight. The burst size limit is eight. In case the SPI slave receives more than eight requests for either a read or write, all requests after the limit (eight) is reached are aborted and an error status is reported through the SPI status register.

#### **5.6.2.1.6 SPIS and Chip Reset**

Two following reset transactions are provided in SPI Slave:

- SPIS Reset Used to reset the SPI slave. This does not look at the state of the module before resetting it.
- Chip Reset Tis generates a chip reset request, which goes to the CRU.

#### **5.6.2.1.7 Read/Write Status Format**

Read/Write status registers are 16-bit registers implemented as 2-bits per outstanding. The maximum number of outstanding transfers in which the slave can report status is eight. This 2-bit status reported by slave is encoded as follows:

- $\blacksquare$  2'b00 Idle
- 2'b01 Incomplete/Transaction Ongoing
- 2'b10 Transaction finished successfully.
- 2'b11 Transaction finished with error.

This only indicates the transaction status. In case of an error, the master can read the SPI status register to find the cause.

#### **Table 23: Read/Write Status Register Format**



#### **5.6.2.1.8 SPI Status**

SPI status will be implemented as a 16-bit status register as shown in Table 24.

#### **Table 24: SPI Status Register Format**



#### **5.6.2.1.9 ACK/NACK Byte Format**

ACK/NACK bytes are used to convey the status of fast mode read and write transactions.

#### **Table 25: ACK/NACK Byte Format**



The txn\_error field is used to indicate that an error has occurred in the fast mode transaction. It is valid only if a transaction is done, that is, txn done = 1;

#### **5.6.2.2 SPI Slave Operation**

The BCM53156XU supports the following SPI slave operations:

#### **5.6.2.2.1 Slave Mode Normal Write**

In a Normal Write operation, an 8-bit command, which specifies the operation to be performed and the size of write data in chunks of 32-bit words, is followed by 32-bit write address and write data.

Out of reset, all eight status fields in status a register are in an IDLE status. When a write request is received, the corresponding status field is updated to an INCOMPLETE status. When the write is done or if an error is reported, the status is updated to a FINISHED SUCCESSFULLY or a FINISHED WITH ERROR status, respectively. This status is retained until the Master reads this status, after which it is cleared to IDLE status.

The status is implemented like a shift register. Every new request would result in the status being left-shifted by two (with INCOMPLETE status). A burst of length N, is treated like N separate writes, and hence, results in the status being rightshifted by N\*2(with INCOMPLETE status). In case the burst write request results in the number of outstanding transactions crossing the limit of eight, the whole write request is discarded and the write status is not updated, such as, it remains IDLE. Only the SPI status register flags the error status.

A write operation is considered finished only after the write done status is conveyed to the master. Until the status is given to the master, the status is retained in the write status register.



#### **Figure 10: Slave Mode Normal Write**

#### **5.6.2.2.2 Slave Mode Normal Read**

Out of reset, all eight status fields in the read status register are in an IDLE status. When a read request is received, the corresponding status field is updated to an INCOMPLETE status. When the read data is ready or if an error is reported, the status is updated to a FINISHED SUCCESSFULLY or a FINISHED WITH ERROR status respectively. This status is retained until the Master reads this status, after which it is cleared to IDLE status.

The status is implemented like a shift register. Every new request results in the status being left-shifted by two (with INCOMPLETE status). A burst of length N, is treated like N separate reads, and hence, results in the status being rightshifted by N\*2(with INCOMPLETE status). In case the a burst read request results in the number of outstanding transactions crossing the limit of eight, the whole read request is discarded. The read status is not updated, that is, it remains IDLE. Only the SPI status register flags the error status.

In this case, the status of the transaction is incomplete in the status field, but the data is read, and the read data given out, is incorrect. A read operation is considered finished only after the read done status is conveyed to the master and master has read the data. Until the read data is given to the master, the status is retained in the read status register.

#### **Figure 11: Slave Mode Normal Read**



#### **5.6.2.2.3 Slave Mode Fast Read**

Fast mode (FM) read finishes in a single transaction. After the address field is sent the slave starts send NACK bytes, until the data is ready. Once the ready, it sends an ACK followed by 32-bit read data.

Fast mode does not support burst. It should not be done when there are outstanding transactions. If a fast read transaction is terminated in the middle of a transfer, the read data is lost.

This is the fastest way SPI can be used for a single read.

If a fast mode read is abandoned, the status and data are forever lost. An error is reported only using SPI status register.

#### **Figure 12: Slave Mode Fast Read**



#### **5.6.2.2.4 Slave Mode Fast Write**

FM write finishes in a single transaction. After the address and 32-bit data fields are sent, the slave starts to send NACK bytes until the data is ready. Once ready, it sends ACK bytes.

Fast mode does not support burst. It should not be done when there are outstanding transactions. If a fast write transaction is terminated in the middle of a transfer, the action depends on the field being sent. If the write data is not fully received, the transaction is aborted unless the write data is received at SPI slave. The transaction happens but the status is lost.

This is the fastest way an SPI can be used for a single write.

If a fast-mode write transaction is aborted, the status is lost. The write may or may not happen on NIC based on the stage at which the transaction was aborted.

#### **Figure 13: Slave Mode Fast Write**



### **5.6.3 SPI Master**

In cascaded mode, BCM53156XU\_0 and BCM53156XU\_1 are connected together using an SPI interface. SPI1 is an SPI Master-only interface; SPI2 is an SPI Slave-only interface. Figure 14 illustrates this scenario.

#### **Figure 14: Block Diagram of SPI Connection for Cascading**



#### **5.6.3.1 SPI Master Operation**

The BCM53156XU supports the following SPI master operations:

#### **5.6.3.1.1 Master Mode Normal Write**

In a Normal Write operation, an 8-bit command, which specifies the operation to be performed and the size of write data in chunks of 32-bit words, is followed by 32-bit write address and write data.

After the write data is sent, the master may choose to start sending another set of address/data in the same transaction.

Out of reset, all eight status fields in the status register are in an IDLE status. When a write request is received, the corresponding status field is updated to an INCOMPLETE status. When the write is done or if an error is reported, the status is updated to a FINISHED SUCCESSFULLY or a FINISHED WITH ERROR status, respectively. This status is retained until the Master reads this status, after which it is cleared to an IDLE status.

The status is implemented like a shift register. Every new request results in the status being left shifted by two (with INCOMPLETE status). A burst of length N, is treated like N separate writes, and hence, results in status being right shifted by N\*2(with INCOMPLETE status). In case the a burst write request result in the number of outstanding transactions crossing the limit of eight, the whole write request is discarded. The write status is not updated, that is, it remains IDLE. Only the SPI status register flags the error status.

A write operation is considered finished only after the write done status is conveyed to the master. Until the status is given to the master, the status is retained in the write status register.



#### **Figure 15: Master Mode Normal Write**

#### **5.6.3.1.2 Master Mode Normal Read**

Out of reset, all eight status fields in the read status register are in an IDLE status. When a read request is received, the corresponding status field is updated to an INCOMPLETE status. When the read data is ready or if an error is reported, the status is updated to a FINISHED SUCCESSFULLY or a FINISHED WITH ERROR status respectively. This status is retained until the Master reads this status, after which it is cleared to an IDLE status.

The status is implemented like a shift register. Every new request results in the status being left shifted by two (with INCOMPLETE status). A burst of length N is treated like N separate reads, and hence, results in the status being right shifted by N\*2(with INCOMPLETE status). In case the a burst read request would result in the number of outstanding transactions crossing the limit of eight, the whole read request is discarded. The read status is not updated, that is, it remains IDLE. Only the SPI status register flags the error status.

In case the status of the transaction is incomplete in the status field but the data is read, the read data given out is incorrect. A read operation is considered finished only after the read done status is conveyed to the master and the master has read the data. Until the read data is given to the master, the status is retained in the read status register.

If the SPI Master has the capability to detect the read status live (without delay), it can choose to continue with the read status transaction and poll for the status, or if it is known that the status is ready, the master can use the read "read status + data" transaction, which can send data in the same transaction.

#### **Figure 16: Master Mode Normal Read**



### **5.6.4 Quad SPI Flash Interface**

The BCM53156XU offers a quad SPI interface and supports Execute in Place (XIP) as a boot source configured by a strapped option. The interface comprises six signal pins: chip select (SS), Flash clock (SCK), Data input/output (DATA0~3).

**NOTE:** EPROM and QSPI are both muxed in the same pins, therefore these two interfaces are exclusive.

### **5.6.5 MDC/MDIO Interface**

The BCM53156XU offers an MDC/MDIO interface (support both CL22 and CL45) for accessing the PHY registers. The PHY registers are accessed directly by using direct PHY addresses from 0x01~0x08.

### **5.6.5.1 MDC/MDIO Interface Register Programming**

The BCM53156XU are designed to be fully compliant with the MII clause of the IEEE 802.3u Ethernet specification. The MDC pin of the BCM53156XU sources a 2.5 MHz clock. Serial bidirectional data transmitted using the MDIO pin is synchronized with the MDC clock. Each MII read or write instruction is initiated by the BCM53156XU and contains the following:

- **Preamble (PRE)** To signal the beginning of an MII instruction after reset, at least 32 consecutive 1-bits must be written to the MDIO pin. A preamble of 32 1-bits is required only for the first read or write following reset. A preamble of fewer than 32 1-bits causes the remainder of the instruction to be ignored.
- **Start of Frame (ST)** A 01 pattern indicates that the start of the instruction follows.
- **Operation Code** (**OP)**  A read instruction is indicated by 10, while a write instruction is indicated by 01.
- **PHY Address (PHYAD)** A 5-bit PHY address follows, with the MSB transmitted first. The PHY address allows a single MDIO bus to access multiple PHY chips.
- **Register Address** (**REGAD)**  A 5-bit register address follows, with the MSB transmitted first.
- **Turnaround** (**TA)**  The next bit times are used to avoid contention on the MDIO pin when a read operation is performed. When a write operation is being performed, 10 must be sent by the BCM53156XU chip during these two bit times. When a read operation is being performed, the MDIO pin of the BCM53156XU must be put in a high-impedance state during these bit times. The external PHY drives the MDIO pin to 0 during the second bit time.
- **Data**  The last 16 bits of the Instruction are the actual data bits. During a write operation, these bits are written to the MDIO pin with the most significant bit (MSB) transmitted first by the BCM53156XU. During a read operation, the data bits are driven by the external PHY with the MSB transmitted first.

Table 26 summarizes the complete management frame format.



#### **Table 26: MII Management Frame Format**

#### **Table 27: PHY MDIO Address Map**



#### **Table 27: PHY MDIO Address Map (Continued)**



# <span id="page-63-0"></span>**5.7 LED Interfaces**

The CMICd provides two LED processors capable of retrieving status information from the ports in the device. After the status information has been retrieved and stored in the LED processor's memory, a user-created program is run that allows the LED process to build a serial bit-stream based on the LED status information. The BCM53156XU splits the task of LED managements across the two LED processors, such that LED processor 0 is responsible for all of the Warpcore®-based and UNICORE-based ports, and LED processor 1 is responsible for the two Ethernet interfaces in the iProc and the Gigabit SerDes port. Each LED processor has a two-wire (clock and data) interface to control system LEDs. Both signals are held low during periods of inactivity. A single LED refresh cycle consists of clocking out a programmable number of LED data bits. The LED data signal is pulsed high at the start of each LED refresh cycle (see Figure 17).

#### **Figure 17: Single LED Refresh Cycle**



The LED refresh cycle is repeated periodically to refresh the LEDs (see Figure 18 on page 64).

#### **Figure 18: LED Refresh Timing**



# <span id="page-64-0"></span>**5.8 Digital Voltage Regulator (LDO)**

The BCM53156XU LDO generates a 1.8V power supply. The 1.8V is used internally as an intermediate voltage level in 28 nm technology.

# **5.9 MFIO Interface**

The BCM53156XU offers a total of nine MFIO pins. Those MFIO pins can be programmable to operate in different function modes, such UART, GPIO, and so forth.

Table 28 lists the modes of each MFIO pin.

Table 28 lists the modes of each MFIO pin.

#### **Table 28: MFIO Interface Pins**



**NOTE:** 

1. Each MFIO function can be selected independently using respective sel\_mfio\*.

2. The function of words in bold can be muxed to different functions for coexisting UART/I<sup>2</sup>C and both XFIs control signal problems as Errata description (AVR-ER 04 and AVR-ER 05) through register – CRU\_CRU\_MFIO\_control\_register\_2 bit 31: MFIO\_COMPATIBILITY\_MODE in the B0 version.

### **Table 29: MFIO Muxing Function in the B0 Chip for the 13x13 mm2 Package**



### **Table 29: MFIO Muxing Function in the B0 Chip for the 13x13 mm2 Package (Continued)**



# **Chapter 6: Hardware Signal Definitions**

# **6.1 I/O Signal Types**

Table 30 shows the conventions that are used to identify the I/O types. The I/O pin type is useful in referencing the DC pin characteristics.



#### **Table 30: I/O Signal Type Definitions**

# <span id="page-68-0"></span>**6.2 Signal Descriptions**

# **6.2.1 13×13 mm2 Package**

## **Table 31: Signal Descriptions (13×13 mm2 Package)**



## **Table 31: Signal Descriptions (13×13 mm2 Package) (Continued)**



## **Table 31: Signal Descriptions (13×13 mm2 Package) (Continued)**



 $\Gamma$ 

 $\overline{\phantom{a}}$ 

# **Table 31: Signal Descriptions (13×13 mm2 Package) (Continued)**


### **Table 31: Signal Descriptions (13×13 mm2 Package) (Continued)**



### **Table 31: Signal Descriptions (13×13 mm2 Package) (Continued)**



### **Table 31: Signal Descriptions (13×13 mm2 Package) (Continued)**



# **Chapter 7: Pin Assignment**

# **7.1 Pin List by Pin Number (13×13 mm2)**













# **7.2 Pin List by Pin Name (13×13 mm2)**













# **7.3 Ball Map (13×13 mm2 Package)**

### **Figure 19: Ball Map (13×13 mm2 Package)**



# **Chapter 8: Electrical Characteristics**

### **8.1 Absolute Maximum Ratings**

#### **Table 32: Absolute Maximum Ratings<sup>a</sup>**



a. These specifications indicate levels where permanent damage to the device may occur. Functional operation is not guaranteed under these conditions. Operation at maximum conditions for extended periods may adversely affect long-term reliability of the device.

b. MDC/MDIO for 3.3V/1.2V.

c. RGMII interface for 2.5V/1.5V.

## **8.2 Recommended Operating Conditions and DC Characteristics**

- **NOTE:** Refer to *BCM53156XU Hardware Design Guide* for more information on voltage tolerances and power supplies decoupling.
- **NOTE:** The voltage tolerances are ±3% on 1.0V and ±5% on all other supplies. The 1.0V ±3% does not apply to VDDC\_1P0 (AVS). The actual voltage level and tolerance on the VDDC\_1P0 supply is controlled by AVS. AVS is required for the device to operate properly and the voltage range is 0.85V to 1.10V.



#### **Table 33: Recommended Operating Conditions**

### **8.2.1 Standard 3.3V Signals**

These specifications apply to all 3.3V signals, such as Serial Flash, MII, MFIO, I<sup>2</sup>C, MDC/MDIO, SyncE pins, JTAG interfaces, and clock reset pins.



### **8.2.2 Standard 2.5V Signals**

These specifications apply to all 2.5V signals, such as RGMII interface.



### **8.2.3 REFCLK Input Timing**

#### **Table 34: REFCLK Input Timing**



### **8.2.4 XFI Transmitter Performance Specification**

**Figure 20: XFI Far-End Eye Mask**



#### **Table 35: XFI Far-End Eye Mask**



### **8.2.5 XFI Transmitter DC Characteristics**

#### **Table 36: XFI Transmitter DC Characteristics**



### **8.2.6 XFI Receiver Input Performance Specification**

**Table 37: XFI Receiver Input Performance Specification**

Parameter	Min.	Typ.	Max.	Unit
Total jitter	-		0.65	UI
Total non-EQJ Jitter	-		0.45	UI
Eye mask X1	$\overline{\phantom{0}}$		0.325	UI
Eye mask Y1	55			mV
Eye mask Y2	-		525	mV

### **8.2.7 XFI Receiver DC Characteristics**

#### **Table 38: XFI Receiver DC Characteristics**



### **8.2.8 RGMII Pin Operation at 2.5V VDDO\_RGMII**

#### **Table 39: RGMII Pin Operation at 2.5V VDDO\_RGMII**



### **8.2.9 RGMII Pin Operation at 1.5V VDDO\_RGMII**

#### **Table 40: RGMII Pin Operation at 1.5V VDDO\_RGMII**



## **8.3 Power Consumption**

### **8.3.1 Power Consumption**

### **Table 41: BCM53156X Estimated Power Consumption**



This power consumption was estimated with the following conditions:

Full traffic running with all interfaces.

■ Junction Temperature (Tj) @ 110°C for Max case and 25°C for typical case.

 $\blacksquare$  VDDC\_1P0 = 1.05V

In others power rails: +5% for a max case and normal value for a typical case.

# **Chapter 9: Timing Characteristics**

### **9.1 Reset and Clock Timing**

#### **Figure 21: Reset and Clock Timing**



#### **Table 42: Reset and Clock Timing**



## **9.2 RGMII Interface Timing**

The following specifies timing information regarding the IMP interface pins when configured in RGMII mode.

### **9.2.1 RGMII Output Timing (Normal Mode)**

#### **Figure 22: RGMII Output Timing (Normal Mode)**



**NOTE:** Advanced timing extracted from statistical data. It may or may not reflect the true timing of the device.

#### **Table 43: RGMII Output Timing (Normal Mode)**



**NOTE:** The output timing in 10/100M operation is always as specified in the delayed mode.

### **9.2.2 RGMII Output Timing (Delayed Mode)**

**Figure 23: RGMII Output Timing (Delayed Mode)**



**NOTE:** Advanced timing extracted from statistical data. It may or may not reflect the true timing of the device.

#### **Table 44: RGMII Output Timing (Delayed Mode)**



### **9.2.3 RGMII Input Timing (Normal Mode)**





**NOTE:** Advanced timing extracted from statistical data. It may or may not reflect the true timing of the device.





### **9.2.4 RGMII Input Timing (Delayed Mode)**





**NOTE:** Advanced timing extracted from statistical data. It may or may not reflect the true timing of the device.



#### **Table 46: RGMII Input Timing (Delayed Mode)**

### **9.3 MDC/MDIO Timing**

The following specifies timing information regarding the MDC/MDIO interface pins.

#### **Figure 26: MDC/MDIO Timing (Slave Mode)**



**NOTE:** Advanced timing extracted from statistical data. It may or may not reflect the true timing of the device.

### **Table 47: MDC/MDIO Timing (Slave Mode)**



#### **Figure 27: MDC/MDIO Timing (Master Mode)**



#### **Table 48: MDC/MDIO Timing (Master Mode)**



### **9.4 Serial Flash Timing**

#### **Figure 28: Serial Flash Timing Diagram**



#### **Table 49: Serial Flash Timing**



# **9.5 SPI Interface Timing**

### **9.5.1 BCM53156XU SPI-1 Master Interface Timing (A1)**

**Figure 29: SPI-1 Timing, SS Asserted During SCK Low**



#### **Table 50: SPI-1 Timing**



### **9.5.2 BCM53156XU SPI-2 Slave Interface Timing (A1)**

**Figure 30: SPI-2 Timing, SS Asserted During SCK Low**



#### **Table 51: SPI-2 Timing**



### **9.5.3 BCM53156XU SPI-1 Master Interface Timing (B0)**

### **Figure 31: SPI-1 Timing, SS Asserted During SCK High**



#### **Table 52: SPI-1 Timing**



### **9.5.4 BCM53156XU SPI-2 Slave Interface Timing (B0)**

**Figure 32: SPI-2 Timing, SS Asserted During SCK High**



#### **Table 53: SPI-2 Timing**



### **9.6 JTAG Interface**

JTAG timing is synchronous to the JTAG\_TCK clock.

#### **Figure 33: JTAG Interface**



#### **Table 54: JTAG Interface**



### **9.7 BSC Timing**

### **Figure 34: BSC Interface**



#### **Table 55: BSC Interface**



#### **Table 55: BSC Interface (Continued)**



**NOTE:** 

■ BSC\_SCL and BSC\_SDA are open-collector outputs. The rise time is dependent on the strength of the external pull-up resistor, which is recommended to be chosen to meet the rise time requirement.

BSC = Broadcom Serial Controller master mode only. It is compatible with  ${}^{12}C$  standard. I<sup>2</sup>C is copyrighted by Philips/NXP.

## **9.8 Serial LED Interface Timing**

The following specifies timing information regarding the LED interface pins.

### **Figure 35: LEDCLK/LEDDATA Timing**



#### **Figure 36: LEDClk/LEDData Refresh Interval**



#### **Table 56: Serial LED Timing**



## **9.9 SGMII/SerDes Timing**

### **Figure 37: SGMII/SerDes Interface Output Timing**



#### **Table 57: SGMII/SerDes Interface Output Timing**



#### **Figure 38: SGMII/SerDes Interface Input Timing**



#### **Table 58: SGMII/SerDes Interface Input Timing**



## **9.10 2.5GE/SerDes Timing**

### **Figure 39: 2.5GE/SerDes Interface Output Timing**



#### **Table 59: 2.5GE/SerDes Interface Output Timing**



#### **Figure 40: 2.5GE/SerDes Interface Input Timing**



#### **Table 60: 2.5GE/SerDes Interface Input Timing**



### **9.11 Synchronous Ethernet Interface**

TBD

# **Chapter 10: Thermal Characteristics**

### **10.1 BCM53156XU/BCM53158XU Package with Heat Sink (35×35×15 mm3)**

Table 61:  $13x13$  mm<sup>2</sup> Package with External Heat Sink  $35x35x15$  mm<sup>3</sup>,  $2s2p$  PCB,  $T_A = 50^{\circ}$ C, P = 4.566W



# **Chapter 11: Mechanical Information**







# **Chapter 12: Ordering Information**

#### **Table 62: Ordering Information**



# **Revision History**

### **53156XU-DS100-R; April 11, 2018**

Initial release.

Broadcom, the pulse logo, Connecting everything, ContentAware, RoboSwitch, Warpcore, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries and/or the EU.

Copyright © 2018 by Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.


## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Broadcom Limited](https://www.mouser.com/broadcom): [BCM53156XUB1KFBG](https://www.mouser.com/access/?pn=BCM53156XUB1KFBG)