

Low Distortion, 3.2 GHz, RF DGA

Data Sheet **[ADA4961](https://www.analog.com/ADA4961?doc=ADA4961.pdf)**

FEATURES

High speed −3 dB bandwidth: 3.2 GHz −1 dB bandwidth: 1.8 GHz Slew rate: 12,000 V/μs Digitally adjustable gain Voltage gain: −6 dB to +15 dB Power gain: −3 dB to +18 dB 5-bit parallel or SPI bus gain control with fast attack IMD3/HD3 distortion, maximum gain, 5 V, high performance (HP) mode IMD3/HD3 at 1 GHz: −90 dBc/−83 dBc IMD3/HD3 at 1.5 GHz: −85 dBc/−75 dBc IMD3/HD3 at 2 GHz: −70 dBc/−70 dBc Low noise Noise density referred to output (RTO): −154 dBm/Hz Noise figure: 5.5 dB at AV = 15 dB, 1 GHz Differential impedances: 100 Ω input, 50 Ω output Low power mode operation, power-down control Single 3.3 V or 5 V supply operation Available in 24-lead, 4 mm × 4 mm LFCSP

APPLICATIONS

ADC driver for 10-bit to 14-bit GSPS converters RF/IF gain blocks Line drivers Instrumentation Satellite communications Data acquisition Military systems

GENERAL DESCRIPTION

The [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) is a high performance, BiCMOS RF digital gain amplifier (DGA), optimized for driving heavy loads out to 2.0 GHz and beyond. The device typically achieves −90 dBc IMD3 performance at 500 MHz and −85 dBc at 1.5 GHz. This RF performance allows GHz converters to achieve their optimum performance with minimal limitations of the driver amplifier or constraints on overall power that typically result from GaAs amplifiers. This device can easily drive 10-bit to16-bit HS converters.

For many receiver applications, antialias filter (AAF) designs can be simplified or not required.

The [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) has an internal differential input impedance of 100 Ω and a differential dynamic output impedance of 50 Ω, eliminating the need for external termination resistors. The

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADA4961.pdf&product=ADA4961&rev=C) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM

digital adjustability provides for 1 dB resolution, thus optimizing the signal-to-noise ratio (SNR) for input levels spanning 21 dB.

The [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) is optimized for wideband, low distortion performance at frequencies up to 2 GHz. These attributes, together with wide gain adjustment and relatively low power, make the [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) the amplifier of choice for many high speed applications, including IF, RF, and broadband applications where dynamic range at very high frequencies is critical.

The [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) is ideally suited for driving not only analog-todigital converters (ADCs), but also mixers, pin diode attenuators, SAW filters, and multielement discrete devices. It is available in a 4 mm × 4 mm, 24-lead LFCSP and operates over a temperature range of −40°C to +85°C.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014–2019 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

3/2019-Rev. A to Rev. B

12/2014-Rev. 0 to Rev. A

10/2014-Revision 0: Initial Version

SPECIFICATIONS

 $V_S = 5$ V, HP mode, R_S = 100 Ω differential, R_L = 50 Ω differential, T_A = 25°C, f = 500 MHz, V_O = 1.2 V p-p (or 0.6 V p-p per tone for twotone IMD3), unless otherwise noted.

1 Dual function pin[. Table 1 d](#page-2-1)oes not contain the full pin name, only the relevant function of the pin. See th[e Pin Configuration and Function Descriptions s](#page-6-0)ection for complete pin names and descriptions.

NOISE/HARMONIC PERFORMANCE

 V_S = 5 V, HP mode, R_S = 100 Ω differential, R_L = 50 Ω differential, T_A = 25°C, f = 500 MHz, V_O = 1.2 V p-p (or 0.6 V p-p per tone for two tone IMD3), LC filter connected, unless otherwise noted.

Table 2.

1 3.3 V high performance mode is not recommended because IMD performance degrades at hot temperatures.

TIMING SPECIFICATIONS

Table 3.

Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 3. Pin Configuration

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. Gain vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V

Figure 5. Gain vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 3.3 V

Figure 6. Maximum Gain vs. Frequency at Three Temperatures, 5.0 V, with Low-Pass Filter

Figure 7. Maximum Gain vs. Frequency at Three Temperatures, 3.3 V, with Low-Pass Filter

Figure 8. OP1dB vs. Frequency at15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V, 3.3 V, with Low-Pass Filter

Figure 9. Noise Figure vs. Frequency at 15 dB, 8 dB, and 0 dB Gain Settings, 5.0 V, with Low-Pass Filter

Figure 10. Noise Figure vs. Frequency at 15 dB, 8 dB, and 0 dB Gain Settings, 3.3 V, with Low-Pass Filter

Figure 11. Total Input Referred Noise Spectral Density vs. Frequency at 15 dB, 8 dB, and 0 dB, Gain Settings 5.0 V and 3.3 V, with Low-Pass Filter

Figure 12. OIP3 vs. Frequency at 15 dB and 0 dB Gain Settings, 5.0 V, 3.3 V, with Low-Pass Filter

Figure 13. OIP3 vs. Frequency at Three Temperatures, Maximum Gain, 5.0 V, 3.3 V, with Low-Pass Filter

Figure 14. OIP3 vs. Total Power at Three Frequencies

Figure 15. IMD3 vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V, 3.3 V, with Low-Pass Filter,

Figure 16. IMD3 vs. Frequency at Maximum Gain, Three Temperatures, 5.0 V, 3.3 V, with Low-Pass Filter

Figure 17. IMD3 vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, with and Without Low-Pass Filter, +5.0 V

Figure 18. HD2 vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, +5.0 V, +3.3 V, with Low-Pass Filter

Figure 19. HD3 vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, +5.0 V, +3.3 V, with Low-Pass Filter

Figure 20. HD2 vs. Frequency at Three Temperatures, +5.0 V, +3.3 V, with Low-Pass Filter

Figure 21. HD3 vs. Frequency at Three Temperatures, 5.0 V, 3.3 V, with Low-Pass Filter

–50 2MHz TO 500MHz 2MHz TO 1000MHz 2MHz TO 1500MHz –55 –60 –65 -70
巴
그-75
모 **–75 –80 –85 –90 –95 ¹²³⁴⁵⁶⁷⁸⁹ –100** 2454-022 12454-022 **POWER (dBm)**

Figure 23. HD2 vs. Output Power/Tone, with Low-Pass Filter

Figure 24. Enable Response Time

Figure 25. Gain Step Response

Figure 27. CMRR vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V

Figure 28. Group Delay vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V

Figure 29. S₁₂ vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V

Figure 30. S₁₁ Resistor-Inductor-Capacitor (RLC) vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V

Figure 31. S₂₂ RLC vs. Frequency at 15 dB, 7 dB, and 0 dB Gain Settings, 5.0 V

Figure 33. Fast Attack Assertion Time, High Gain to Low Gain, 8 dB Step

Figure 34. Fast Attack Assertion Time, Low Gain to High Gain, 8 dB Step

Figure 35. Phase Delay vs. Frequency for all Gain Settings

CHARACTERIZATION AND TEST CIRCUITS

Figure 36. Test Circuit for S-Parameters on Dedicated 50 Ω Differential to Differential Board

Figure 38. Test Circuit for IMD3/IMD2

AC CHARACTERIZATION OUTPUT FILTER

[Figure 37 i](#page-13-1)s used in part of the ac characterization of the [ADA4961.](http://www.analog.com/ADA4961?doc=ADA4961.pdf) The picosecond 5310 balun provides the differential input signal and the 100 Ω differential match to the device. The 3 dB pads make the picosecond balun 50 Ω impedance less reactive on one side, which balances the differential phase accuracy. On the outputs, the 2 nH and 2 pF create a two-pole low-pass filter, along with the two 50 Ω resistors in parallel with the pads and output picosecond balun. This filter creates the 50 Ω differential load.

The output pads make the load more balanced. This is essential for good HD2 performance. This filter technique also creates a lighter load (slight peaking) for the device at higher frequencies, which improves the IMD3 performance. Though the filter bandwidth (BW) computes to 3.3 GHz, the parasitic C (not shown in [Figure 37\)](#page-13-1) across the 2 nH filter inductors reduces the 3 dB BW to about 2 GHz (see [Figure 4\)](#page-7-1). The filter, beyond reducing integrated output noise, also reduces the higher frequency second and third harmonics above 1 GHz and 700 MHz, respectively (se[e Figure 20](#page-9-0) and [Figure 21\)](#page-9-1).

THEORY OF OPERATION **DIGITAL INTERFACE OVERVIEW**

The [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) DGA has two digital gain control options: the parallel control interface and the serial peripheral interface. The desired gain control option is selected via the control pin, MODE (see [Table 7](#page-15-4) for the truth table for the mode control pins). The gain code is in a binary format. A voltage of 1.4 V to 3.3 V is required for a logic high.

Two pins are common to both gain control options: PM and PWUP. PM allows the user to choose operation in low power mode (logic high) or high performance mode (logic low). PWUP is the power-up pin. The physical pins are shared between the two interfaces, resulting in two different functions per digital pin (see [Table 2\)](#page-3-1).

Table 7. Digital Control Interface Selection Truth Table

PARALLEL DIGITAL INTERFACE

The parallel digital interface uses five binary bits (Bits[A4:A0]) and a latch pin. The LATCH pin controls whether the input data latch is transparent or latched. In transparent mode, gain changes as input gain control bits change. In latched mode, gain is determined by the latched gain setting and does not change with changing input gain control bits.

SERIAL PERIPHERAL INTERFACE (SPI)

The SPI uses three pins: SDIO, A4/CLK, and A3/CS. The SPI data register consists of eight bits, five gain control bits, two fast attack attenuation step size address bits, and one read/write bit. SDIO is the serial data input and output pin. The A4/CLK pin is the serial clock, and A3/CS is the channel select pin.

Figure 39. 8-Bit SPI Register

To write to the SPI register, $A3/\overline{CS}$ must be pulled low and eight clock pulses must be applied to A4/CLK. To read the SPI register value, the R/W bit must be set high, $A3/\overline{CS}$ must be pulled low, and the device must be clocked. After the register has been read during the next eight clock cycles, the SPI automatically enters write mode.

Fast Attack

The fast attack feature, accessible via the SPI, allows the gain to reduce from its present setting by a predetermined step size. Four different attenuation step sizes are available. The truth table for fast attack is shown in [Table 8.](#page-15-5)

Table 8. SPI 2-Bit Attenuation Step Size Truth Table

SPI fast attack mode is controlled by the A2/FA pin. A logic high on the A2/FA pin results in an attenuation that is selected by Bits[FA1:FA0] in the SPI register.

Table 9. Gain Code vs. Voltage Gain Lookup Table

12454-154

APPLICATIONS INFORMATION **BASIC CONNECTIONS**

[Figure 40 s](#page-16-2)hows the basic connections for operating the [ADA4961.](http://www.analog.com/ADA4961?doc=ADA4961.pdf) Apply a voltage between 3.3 V and 5.0 V to the VCCx pins. Decouple each supply pin with at least one low inductance, surface-mount ceramic capacitor of 0.1 μF, placed as close as possible to the device.

The outputs of the [ADA4961 m](http://www.analog.com/ADA4961?doc=ADA4961.pdf)ust be pulled up to the positive supply with 0.5 μH RF chokes. The differential outputs are biased to the positive supply and require ac coupling capacitors, preferably 0.1 μF. Similarly, the input pins require ac coupling

because they are at bias voltages of about 1 V above ground. The ac coupling capacitors and the RF chokes are the principle limitations for operation at low frequencies.

The digital pins (mode control pins, associated SPI and parallel gain control pins, PM, and PWUP) operate at a voltage of 3.3 V.

To enable the [ADA4961,](http://www.analog.com/ADA4961?doc=ADA4961.pdf) the PWUP pin must be pulled to a logic high. Pulling PWUP low puts the [ADA4961 i](http://www.analog.com/ADA4961?doc=ADA4961.pdf)n sleep mode, reducing current consumption to approximately 7 mA at ambient temperature.

Figure 41. Wideband ADC Interfacing Example Featuring th[e ADA4961 a](http://www.analog.com/ADA4961?doc=ADA4961.pdf)nd th[e AD9625](http://www.analog.com/AD9625?doc=ADA4961.pdf)

ADC DRIVING

The [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) is a high output linearity variable gain amplifier optimized for ADC interfacing. The output IMDs and noise floor remain constant throughout the 22 dB gain range. This is a valuable feature in a variable gain receiver, where it is desirable to maintain a constant, instantaneous dynamic range as the receiver range is modified. The output noise is 6.9 nV/ $\sqrt{\text{Hz}}$, which is compatible with 14-bit or 16-bit ADCs. The two-tone IMDs are typically greater than −75 dBc for a 5.5 dBm composite signal into

50 Ω or a 1.2 V p-p composite output. The 50 Ω output impedance makes the task of designing a filter for the high input impedance ADCs more straightforward.

[Figure 41 s](#page-17-1)hows th[e ADA4961 d](http://www.analog.com/ADA4961?doc=ADA4961.pdf)riving a two-pole, 1 GHz, lowpass filter into the [AD9625.](http://www.analog.com/AD9625?doc=ADA4961.pdf) Th[e AD9625](http://www.analog.com/AD9625?doc=ADA4961.pdf) is a 12-bit, 2.5 GSPS ADC with a buffered wideband input that presents a 100 Ω differential input impedance and requires a 1.2 V input swing to reach full scale. For optimum performance, drive th[e ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) differentially, using a high performance 1:2 matching balun.

Figure 42. Measured Frequency Response of the Wideband ADC Interface Shown i[n Figure 41](#page-17-1)

[Figure 41 u](#page-17-1)ses a 1:2 impedance transformer to provide the 100 Ω input impedance of the [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) with a matched input. The open collector outputs of the [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) are biased through the two 0.5 μH inductors, and the two 0.1 μF capacitors on the outputs decouple the 5 V inductor voltage from the input common-mode voltage of th[e ADA4961.](http://www.analog.com/ADA4961?doc=ADA4961.pdf) The two 25 Ω resistors, in parallel with the 100 Ω input impedance of th[e AD9625,](http://www.analog.com/AD9625?doc=ADA4961.pdf) provide the 50 Ω load to the [ADA4961,](http://www.analog.com/ADA4961?doc=ADA4961.pdf) where the gain is load dependent. The 2 nH inductors and 1.5 pF internal capacitance of the [AD9625 c](http://www.analog.com/AD9625?doc=ADA4961.pdf)onstitute the 1 GHz, 1 dB low-pass filter. The two 5 Ω isolation resistors suppress any switching currents from the ADC input sample-and-hold circuitry. The circuit shown in [Figure 41 p](#page-17-1)rovides variable gain, isolation, filtering, and source matching for th[e AD9625.](http://www.analog.com/AD9625?doc=ADA4961.pdf) By using this circuit with the [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) in a gain of 15 dB (maximum gain), a full-scale SNR (SNRFS) of 55 dB and an SFDR performance of 77 dBc are achieved at 1 GHz, as shown i[n Figure 43.](#page-18-0)

Figure 43. Measured Single Tone Performance of the Circuit Shown i[n Figure 41 f](#page-17-1)or a 1 GHz Input Signal using Maximum Gain (15 dB)

The two-tone 1 GHz IMDs of two 0.6 V p-p signals have an SFDR of greater than 75 dBc, as shown in [Figure 44.](#page-18-1)

Figure 44. Measured Two-Tone Performance of the Circuit Shown in [Figure 41 f](#page-17-1)or a 1 GHz Input Signal Using Maximum Gain (15 dB)

LOW-PASS ANTIALIAS FILTERING FOR THE ADC INTERFACE

The high frequency distortion performance of the [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) can be enhanced by adding a low-pass filter to the output (see [Figure 46 a](#page-19-1)n[d Figure 47.](#page-19-2) A two-pole low-pass filter is used in the [ADC Driving](#page-17-0) section to illustrate the distortion improvement capabilities and integrated noise reduction. [Figure 49 s](#page-20-2)hows a simplified diagram of a two-pole low-pass (LP) filter. The inductor capacitance (LC) values are 2 nH and 2 pF, respectively. This filter gives an overall −3 dB BW of 2 GHz when connected to the [ADA4961.](http://www.analog.com/ADA4961?doc=ADA4961.pdf) Ideally, the BW is 3.5 GHz without any parasitics. The parasitic, C, (about 1 pF) across the 2 nH inductor (not shown) reduces the BW to about 2.1 GHz.

Take care to ensure that the physical length of the filter is less than 1/10 the wavelength of the 3 dB corner frequency. At 2 GHz, it is 75 mm. The Series L (along with the internal bond wire inductance) and C parasitic parallel create a parallel resonance that causes a reduction in overall BW. Other values and filter types can be used depending on the end user requirements, but care is needed to ensure that the Circuit Q does not exceed 1. The values of 2 nH and 2 pF show the relative improvement in distortion (single tone and IMD3) vs. no filter at frequencies out to 1.5 GHz. At frequencies above about 600 MHz, the HD3s begin to attenuate as is expected due to the LP roll-off of the L (2 nH) and Shunt C (2 pF). In addition, the inband IMD3s also improve. This improvement is due to the peaking that results at the amplifier output due to its internal parasitics interacting with the 2 nH inductor and its Shunt C parasitic. This peaking reduces the input signal to the amplifier (not shown), thus reducing inband third-order terms.

Figure 45. Maximum Gain vs. Frequency, with and Without LC Filter

Figure 48. HD3 vs. Frequency, with and Without LC Filter

LAYOUT CONSIDERATIONS

When designing the board, take care to minimize the parasitic capacitance caused by the routing that connects the RF outputs. A good practice is to avoid any ground or power plane under this routing region and under the chokes to minimize the parasitic capacitance.

EVALUATION BOARD

The [ADA4961](http://www.analog.com/ADA4961?doc=ADA4961.pdf) evaluation board is a 4-layer board built on FR4 material. The board is configured for a single-ended input and a single-ended output. All RF input and output traces are 50 Ω . On the RF input, the Mini-Circuits® TCM2-43X balun, a 2:1 impedance balun, is used to match external 50 Ω generators to the 100 $Ω$ differential input of th[e ADA4961.](http://www.analog.com/ADA4961?doc=ADA4961.pdf) On the RF output, the Mini-Circuits TCM1-43X balun, a 1:1 impedance balun, is used to convert the differential output of the amplifier to the single-ended output of the evaluation board.

The outstanding linearity performance over frequency is achieved in part by the RF outputs having a dc bias to the supply, typically 5 V for best performance. RF chokes provide the path to the bias supply from the RF output to the positive supply rail. It is highly recommended that Coilcraft 0805CS-471XJLC 470 nH inductors be used for bias. The self resonant frequency of these inductors is high enough so that it does not impact the performance of th[e ADA4961 a](http://www.analog.com/ADA4961?doc=ADA4961.pdf)t up to 4 GHz.

A complete description of operating the evaluation board and evaluation board software is given in th[e EV-ADA4961SDP1Z](http://www.analog.com/EVAL-ADA4961?doc=ADA4961.pdf) user guide.

A bill of materials for the RF section of the evaluation board is given i[n Table 11.](#page-20-3)

Figure 49. ADC Interface Circuit Using a Low-Pass Antialias Filter

Figure 50[. ADA4961 E](http://www.analog.com/ADA4961?doc=ADA4961.pdf)valuation Board, Top Layer

Figure 51[. ADA4961 E](http://www.analog.com/ADA4961?doc=ADA4961.pdf)valuation Board, Bottom Layer

Figure 52[. ADA4961 E](http://www.analog.com/ADA4961?doc=ADA4961.pdf)valuation Board Schematic

OUTLINE DIMENSIONS

ORDERING GUIDE

1 Z = RoHS Compliant Part.

©2014–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12454-0-7/19(C)

www.analog.com

09-05-2018-A

Rev. C | Page 24 of 24

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/analog-devices):

[ADA4961ACPZN-R7](https://www.mouser.com/access/?pn=ADA4961ACPZN-R7)